Inventor · disambiguated record
Boris Zemlyak
Also filed as: WENIG GLENN CHARLES · ZEMLYAK BORIS
9 granted patents·312 citations·filing 1999–2024
91Inventor score
Top patents by PatentIndex Score
9 records- 0191US8108454B2Address assignment in Fibre Channel over Ethernet environmentsSNIVELY ROBERT NORMAN·Filed 2008·Granted Jan 31, 2012·36 cites·29 claims
- 0288US6604189B1Master/slave processor memory inter accessability in an integrated embedded systemLSI LOGIC CORP·Filed 2000·Granted Aug 5, 2003·57 cites·20 claims
- 0385US7873814B1Microcode based hardware translator to support a multitude of processorsLSI CORP·Filed 2000·Granted Jan 18, 2011·42 cites·21 claims
- 0484US7184445B2Architecture and API for of transport and upper layer protocol processing accelerationSILVERBACK SYSTEMS INC·Filed 2004·Granted Feb 27, 2007·56 cites·68 claims
- 0582US6718539B1Interrupt handling mechanism in translator from one instruction set to anotherLSI LOGIC CORP·Filed 2000·Granted Apr 6, 2004·34 cites·14 claims
- 0679US6691306B1Use of limited program space of general purpose processor for unlimited sequence of translated instructionsLSI LOGIC CORP·Filed 2000·Granted Feb 10, 2004·29 cites·22 claims
- 0776US12505878B2Selectable write paths with power loss protectionPURE STORAGE INC·Filed 2024·Granted Dec 23, 2025·0 cites·20 claims
- 0874US6990567B1Use of internal general purpose registers of a processor as a Java virtual machine top of stack and dynamic allocation of the registers according to stack statusLSI LOGIC CORP·Filed 2000·Granted Jan 24, 2006·22 cites·24 claims
- 0958US6625572B1Cycle modeling in cycle accurate software simulators of hardware modules for software/software cross-simulation and hardware/software co-simulationLSI LOGIC CORP·Filed 1999·Granted Sep 23, 2003·36 cites·11 claims
Join the waitlist — get patent alerts
Get an alert when Boris Zemlyak files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →