Inventor · disambiguated record
Brent R. Boswell
Also filed as: BOSWELL BRENT · BOSWELL BRENT R · BOSWELL BRENT RALPH
22 granted patents·4 pending applications·280 citations·filing 1997–2025
95Inventor score
Top patents by PatentIndex Score
26 records- 0198US10338919B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2017·Granted Jul 2, 2019·24 cites·20 claims
- 0295US11816482B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2022·Granted Nov 14, 2023·2 cites·20 claims
- 0395US6425073B2Method and apparatus for staggering execution of an instructionINTEL CORP·Filed 2001·Granted Jul 23, 2002·85 cites·59 claims
- 0492US10884734B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2019·Granted Jan 5, 2021·5 cites·20 claims
- 0587US7366881B2Method and apparatus for staggering execution of an instructionINTEL CORP·Filed 2005·Granted Apr 29, 2008·11 cites·19 claims
- 0686US6925553B2Staggering execution of a single packed data instruction using the same circuitINTEL CORP·Filed 2003·Granted Aug 2, 2005·30 cites·26 claims
- 0785US2025362910A1Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2025·Application pending·0 cites
- 0881US12321743B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2023·Granted Jun 3, 2025·0 cites·20 claims
- 0976US11816481B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2022·Granted Nov 14, 2023·0 cites·20 claims
- 1075US8913740B2Method and apparatus for generating an Advanced Encryption Standard (AES) key scheduleINTEL CORP·Filed 2013·Granted Dec 16, 2014·3 cites·20 claims
- 1173US11797302B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2021·Granted Oct 24, 2023·0 cites·23 claims
- 1273US11797303B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2021·Granted Oct 24, 2023·0 cites·23 claims
- 1372US11797301B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2021·Granted Oct 24, 2023·0 cites·20 claims
- 1471US6230257B1Method and apparatus for staggering execution of a single packed data instruction using the same circuitINTEL CORP·Filed 1998·Granted May 8, 2001·39 cites·7 claims
- 1571US6055555AInterface for performing parallel arithmetic and round operationsINTEL CORP·Filed 1997·Granted Apr 25, 2000·68 cites·10 claims
- 1667US8918446B2Reducing power consumption in multi-precision floating point multipliersBOSWELL BRENT R·Filed 2010·Granted Dec 23, 2014·4 cites·18 claims
- 1764US10296338B2System, apparatus and method for low overhead control transfer to alternate address space in a processorINTEL CORP·Filed 2016·Granted May 21, 2019·1 cites·16 claims
- 1863US6687810B2Method and apparatus for staggering execution of a single packed data instruction using the same circuitINTEL CORP·Filed 2002·Granted Feb 3, 2004·5 cites·6 claims
- 1960US9734116B2Method, apparatus and system for configuring a protocol stack of an integrated circuit chipSPRY BRYAN L·Filed 2015·Granted Aug 15, 2017·1 cites·20 claims
- 2055US6694426B2Method and apparatus for staggering execution of a single packed data instruction using the same circuitINTEL CORP·Filed 2002·Granted Feb 17, 2004·2 cites·2 claims
- 2153US2024160406A1Low-precision floating-point datapath in a computer processorNVIDIA CORP·Filed 2023·Application pending·0 cites
- 2252US8787565B2Method and apparatus for generating an advanced encryption standard (AES) key scheduleGUERON SHAY·Filed 2007·Granted Jul 22, 2014·0 cites·20 claims
- 2348US10282341B2Method, apparatus and system for configuring a protocol stack of an integrated circuit chipINTEL CORP·Filed 2017·Granted May 7, 2019·0 cites·15 claims
- 2447US2023100785A1Priority encoder-based techniques for computing the minimum or the maximum of multiple valuesNVIDIA CORP·Filed 2021·Application pending·0 cites
- 2544US2008082791A1Providing temporary storage for contents of configuration registersCHENNUPATY SRINIVAS·Filed 2006·Application pending·0 cites
- 2639US8189792B2Method and apparatus for performing cryptographic operationsBOSWELL BRENT·Filed 2007·Granted May 29, 2012·0 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Brent R. Boswell files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →