Inventor · disambiguated record
Brian S. Morris
Also filed as: MORRIS BRIAN · MORRIS BRIAN S · MORRIS BRIAN SCOTT
43 granted patents·8 pending applications·379 citations·filing 2005–2025
98Inventor score
Files withINTEL CORP37ATC LOGISTICS & ELECTRONICS INC2FEDEX SUPPLY CHAIN LOGISTICS & ELECTRONICS INC2MICROSOFT CORP2Choudhary Divya1
Top patents by PatentIndex Score
51 records- 0197US9934143B2Mapping a physical address differently to different memory devices in a groupINTEL CORP·Filed 2013·Granted Apr 3, 2018·77 cites·19 claims
- 0294US9449671B2Techniques for probabilistic dynamic random access memory row repairINTEL CORP·Filed 2013·Granted Sep 20, 2016·20 cites·23 claims
- 0392US10360096B2Error handling in transactional buffered memoryINTEL CORP·Filed 2017·Granted Jul 23, 2019·12 cites·23 claims
- 0490USD745880SDisplay screen with graphical user interfaceMICROSOFT CORP·Filed 2012·Granted Dec 22, 2015·59 cites·1 claims
- 0589US10031861B2Protect non-memory encryption engine (non-mee) metadata in trusted execution environmentINTEL CORP·Filed 2015·Granted Jul 24, 2018·7 cites·21 claims
- 0689US9720838B2Shared buffered memory routingINTEL CORP·Filed 2015·Granted Aug 1, 2017·5 cites·18 claims
- 0789USD722073SDisplay screen with graphical user interfaceMICROSOFT CORP·Filed 2012·Granted Feb 3, 2015·53 cites·1 claims
- 0887US9658963B2Speculative reads in buffered memoryINTEL CORP·Filed 2014·Granted May 23, 2017·8 cites·20 claims
- 0986US10762244B2Securely exposing an accelerator to privileged system componentsINTEL CORP·Filed 2018·Granted Sep 1, 2020·4 cites·23 claims
- 1085US10671740B2Supporting configurable security levels for memory address rangesINTEL CORP·Filed 2018·Granted Jun 2, 2020·3 cites·20 claims
- 1184US10579464B2Method and apparatus for partial cache line sparingINTEL CORP·Filed 2018·Granted Mar 3, 2020·3 cites·26 claims
- 1284USD722074SDisplay screen with graphical user interfaceMicrosoft Corpporation·Filed 2012·Granted Feb 3, 2015·57 cites·1 claims
- 1382US12254061B2Apparatuses and methods to accelerate matrix multiplicationINTEL CORP·Filed 2018·Granted Mar 18, 2025·3 cites·25 claims
- 1482US9959418B2Supporting configurable security levels for memory address rangesINTEL CORP·Filed 2015·Granted May 1, 2018·3 cites·18 claims
- 1582US9269436B2Techniques for determining victim row addresses in a volatile memoryINTEL CORP·Filed 2013·Granted Feb 23, 2016·7 cites·25 claims
- 1681US12405904B2Sharing memory and I/O services between nodesINTEL CORP·Filed 2024·Granted Sep 2, 2025·0 cites·20 claims
- 1781US12399832B2Shared buffered memory routingINTEL CORP·Filed 2023·Granted Aug 26, 2025·0 cites·23 claims
- 1880US10915468B2Sharing memory and I/O services between nodesINTEL CORP·Filed 2013·Granted Feb 9, 2021·4 cites·25 claims
- 1980US9740646B2Early identification in transactional buffered memoryINTEL CORP·Filed 2014·Granted Aug 22, 2017·4 cites·20 claims
- 2079US10163508B2Supporting multiple memory types in a memory slotINTEL CORP·Filed 2016·Granted Dec 25, 2018·5 cites·29 claims
- 2179US10102886B2Techniques for probabilistic dynamic random access memory row repairINTEL CORP·Filed 2016·Granted Oct 16, 2018·4 cites·23 claims
- 2278US9910728B2Method and apparatus for partial cache line sparingINTEL CORP·Filed 2015·Granted Mar 6, 2018·2 cites·25 claims
- 2377US10402964B2System and method for automated cosmetic inspection of electronic devicesFEDEX SUPPLY CHAIN LOGISTICS & ELECTRONICS INC·Filed 2018·Granted Sep 3, 2019·2 cites·9 claims
- 2477US10169858B2System and method for automated cosmetic inspection of electronic devicesATC LOGISTICS & ELECTRONICS INC·Filed 2014·Granted Jan 1, 2019·4 cites·9 claims
- 2575US12407764B2Securely exposing an accelerator to privileged system componentsINTEL CORP·Filed 2022·Granted Sep 2, 2025·0 cites·25 claims
- 2675US10184882B2System and method for providing user guidance for electronic device processingATC LOGISTICS & ELECTRONICS INC·Filed 2014·Granted Jan 22, 2019·4 cites·13 claims
- 2774US10061719B2Packed write completionsINTEL CORP·Filed 2014·Granted Aug 28, 2018·5 cites·15 claims
- 2873US10198379B2Early identification in transactional buffered memoryINTEL CORP·Filed 2017·Granted Feb 5, 2019·1 cites·22 claims
- 2971US11755486B2Shared buffered memory routingINTEL CORP·Filed 2021·Granted Sep 12, 2023·0 cites·29 claims
- 3071US9824754B2Techniques for determining victim row addresses in a volatile memoryINTEL CORP·Filed 2016·Granted Nov 21, 2017·3 cites·31 claims
- 3170US2024028905A1Artificial neural network training using flexible floating point tensorsINTEL CORP·Filed 2023·Application pending·0 cites
- 3269US2022012189A1Sharing memory and i/o services between nodesINTEL CORP·Filed 2021·Application pending·0 cites
- 3368US9613722B2Method and apparatus for reverse memory sparingINTEL CORP·Filed 2014·Granted Apr 4, 2017·2 cites·24 claims
- 3467US2025232002A1Apparatuses and methods to accelerate matrix multiplicationINTEL CORP·Filed 2025·Application pending·0 cites
- 3565US9632862B2Error handling in transactional buffered memoryINTEL CORP·Filed 2014·Granted Apr 25, 2017·1 cites·18 claims
- 3663US11113196B2Shared buffered memory routingINTEL CORP·Filed 2018·Granted Sep 7, 2021·0 cites·16 claims
- 3763US9201748B2Virtual device sparingMORRIS BRIAN S·Filed 2012·Granted Dec 1, 2015·2 cites·22 claims
- 3859US2020327256A1Securely exposing an accelerator to privileged system componentsINTEL CORP·Filed 2020·Application pending·0 cites
- 3959US2018067855A1Shared buffered memory routingINTEL CORP·Filed 2017·Application pending·0 cites
- 4058US11227383B2System and method for automated cosmetic inspection of electronic devicesFEDEX SUPPLY CHAIN LOGISTICS & ELECTRONICS INC·Filed 2019·Granted Jan 18, 2022·0 cites·18 claims
- 4157US12252891B1Deck fasteners alignment toolMORRIS BRIAN·Filed 2024·Granted Mar 18, 2025·0 cites·18 claims
- 4256US12205035B2Artificial neural network training using flexible floating point tensorsINTEL CORP·Filed 2018·Granted Jan 21, 2025·0 cites·25 claims
- 4355US10042562B2Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory deviceINTEL CORP·Filed 2017·Granted Aug 7, 2018·0 cites·20 claims
- 4454US12511744B2Artifact segmentation and/or uniformity assessment of a gamma cameraSIEMENS MEDICAL SOLUTIONS·Filed 2023·Granted Dec 30, 2025·0 cites·18 claims
- 4553US2018018267A1Speculative reads in buffered memoryINTEL CORP·Filed 2017·Application pending·0 cites
- 4652US9747041B2Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory deviceINTEL CORP·Filed 2015·Granted Aug 29, 2017·0 cites·25 claims
- 4752US7210964B2Electrical connector backshell assembliesHONEYWELL INT INC·Filed 2005·Granted May 1, 2007·6 cites·16 claims
- 4852US2014278459A1Apparatuses, systems, and methods for providing action plans to improve health care provider performanceMCKESSON FINANCIAL HOLDINGS·Filed 2013·Application pending·0 cites
- 4950USD524451SRailing and sunshade support for a poolMORRIS BRIAN SCOTT·Filed 2005·Granted Jul 4, 2006·9 cites·1 claims
- 5047US10007606B2Implementation of reserved cache slots in computing system having inclusive/non inclusive tracking and two level system memoryINTEL CORP·Filed 2016·Granted Jun 26, 2018·0 cites·21 claims
Showing the top 50 of 51 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Brian S. Morris files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →