Inventor · disambiguated record
Byron D. Harris
Also filed as: HARRIS BYRON · HARRIS BYRON D · HARRIS BYRON WESLEY
17 granted patents·11 pending applications·18 citations·filing 2003–2025
89Inventor score
Top patents by PatentIndex Score
28 records- 0192US11714748B1Managing power loss recovery using an oldest section write policy for an address mapping table in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2022·Granted Aug 1, 2023·3 cites·20 claims
- 0287US11042481B1Efficient processing of commands in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2019·Granted Jun 22, 2021·7 cites·20 claims
- 0385US10691592B2Error-checking in namespaces on storage devices using a namespace table and metadataMICRON TECHNOLOGY INC·Filed 2018·Granted Jun 23, 2020·4 cites·20 claims
- 0480US12019888B2Deferred zone adjustment in zone memory systemMICRON TECHNOLOGY INC·Filed 2022·Granted Jun 25, 2024·1 cites·20 claims
- 0580US11922011B2Virtual management unit scheme for two-pass programming in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2021·Granted Mar 5, 2024·1 cites·19 claims
- 0677US11030089B2Zone based reconstruction of logical to physical address translation mapMICRON TECHNOLOGY INC·Filed 2018·Granted Jun 8, 2021·2 cites·18 claims
- 0774US12314177B2Managing power loss recovery using a dirty section write policy for an address mapping table in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2024·Granted May 27, 2025·0 cites·20 claims
- 0872US12260101B2Read source determinationMICRON TECHNOLOGY INC·Filed 2023·Granted Mar 25, 2025·0 cites·20 claims
- 0971US12066930B2Managing power loss recovery using an oldest section write policy for an address mapping table in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2023·Granted Aug 20, 2024·0 cites·20 claims
- 1068US2024160349A1Virtual management unit scheme for two-pass programming in a memory sub-systemMICRON TECHNOLGY INC·Filed 2024·Application pending·0 cites
- 1167US2025199703A1Read source determinationMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 1266US11995345B2Plane balancing in a memory systemMICRON TECHNOLOGY INC·Filed 2022·Granted May 28, 2024·0 cites·31 claims
- 1364US11940912B2Managing power loss recovery using a dirty section write policy for an address mapping table in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2022·Granted Mar 26, 2024·0 cites·20 claims
- 1464US11275523B2Per cursor logical unit number sequencingMICRON TECHNOLOGY INC·Filed 2020·Granted Mar 15, 2022·0 cites·20 claims
- 1563US11630778B2Efficient processing of commands in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2021·Granted Apr 18, 2023·0 cites·20 claims
- 1662US2025383991A1Folding management for two-pass programming of memory devicesMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 1761US11232028B2Error-checking in namespaces on storage devicesMICRON TECHNOLOGY INC·Filed 2020·Granted Jan 25, 2022·0 cites·20 claims
- 1860US12066914B2Internal resource monitoring in memory devicesMICRON TECHNOLOGY INC·Filed 2021·Granted Aug 20, 2024·0 cites·17 claims
- 1960US11797435B2Zone based reconstruction of logical to physical address translation mapMICRON TECHNOLOGY INC·Filed 2021·Granted Oct 24, 2023·0 cites·20 claims
- 2060US2025383995A1Logical to physical (l2p) management for folding operations in memory devicesMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 2159US10860243B2Per cursor logical unit number sequencingMICRON TECHNOLOGY INC·Filed 2018·Granted Dec 8, 2020·0 cites·25 claims
- 2258US2025370867A1Memory sub-system for managing block stripe assignment based on block error conditionsMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 2358US2025370631A1Memory sub-system for allocating block stripes based on program erase cyclesMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 2450US2004206828A1Identification devices for infant articles and methods thereofFiled 2003·Application pending·0 cites
- 2547US2009103416A1Layout method for multiplexed hologramsINPHASE TECH INC·Filed 2008·Application pending·0 cites
- 2645US2024012751A1Adaptive wear leveling for a memory systemMICRON TECHNOLOGY INC·Filed 2022·Application pending·0 cites
- 2743US2024062840A1Read verification cadence and timing in memory devicesMICRON TECHNOLOGY INC·Filed 2022·Application pending·0 cites
- 2837US2005108444A1Method of detecting and monitoring fabric congestionFiled 2003·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Byron D. Harris files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →