Inventor · disambiguated record
Cathal G. Phelan
Also filed as: PHELAN CATHAL · PHELAN CATHAL G
39 granted patents·1,210 citations·filing 1987–2019
98Inventor score
Files withCYPRESS SEMICONDUCTOR CORP26PHILIPS CORP10BEECHROCK LTD1CYPRESS SEMICONDUCTOR INC1SINGH GAURAV1
Top patents by PatentIndex Score
39 records- 0196US6363031B2Circuit, architecture and method for reducing power consumption in a synchronous integrated circuitCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Mar 26, 2002·98 cites·24 claims
- 0294US6556487B1Non-volatile static memory cellCYPRESS SEMICONDUCTOR CORP·Filed 2001·Granted Apr 29, 2003·109 cites·17 claims
- 0392US6166991ACircuit, architecture and method for reducing power consumption in a synchronous integrated circuitCYPRESS SEMICONDUCTOR CORP·Filed 1999·Granted Dec 26, 2000·76 cites·20 claims
- 0490US5491664AFlexibilitiy for column redundancy in a divided array architectureCYPRESS SEMICONDUCTOR CORP·Filed 1993·Granted Feb 13, 1996·81 cites·5 claims
- 0589US5040152AFast static random access memory with high storage capacityPHILIPS CORP·Filed 1988·Granted Aug 13, 1991·61 cites·9 claims
- 0687US6262937B1Synchronous random access memory having a read/write address bus and process for writing to and reading from the sameCYPRESS SEMICONDUCTOR CORP·Filed 1999·Granted Jul 17, 2001·57 cites·14 claims
- 0786US6388927B1Direct bit line-bit line defect detection test mode for SRAMCYPRESS SEMICONDUCTOR CORP·Filed 2001·Granted May 14, 2002·52 cites·22 claims
- 0882US6839778B1Speed power efficient USB methodCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Jan 4, 2005·39 cites·19 claims
- 0981US6385128B1Random access memory having a read/write address bus and process for writing to and reading from the sameCYPRESS SEMICONDUCTOR CORP·Filed 2001·Granted May 7, 2002·25 cites·6 claims
- 1081US6292403B1Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the methodCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Sep 18, 2001·26 cites·20 claims
- 1181US6069839ACircuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the methodCYPRESS SEMICONDUCTOR CORP·Filed 1999·Granted May 30, 2000·40 cites·22 claims
- 1281US5383157AParallel TESTMODECYPRESS SEMICONDUCTOR CORP·Filed 1993·Granted Jan 17, 1995·48 cites·20 claims
- 1379US5936977AScan path circuitry including a programmable delay circuitCYPRESS SEMICONDUCTOR CORP·Filed 1997·Granted Aug 10, 1999·40 cites·26 claims
- 1478US8825925B1Systems and methods for super speed packet transferSINGH GAURAV·Filed 2011·Granted Sep 2, 2014·5 cites·21 claims
- 1578US6286118B1Scan path circuitry including a programmable delay circuitCYPRESS SEMICONDUCTOR CORP·Filed 1998·Granted Sep 4, 2001·37 cites·20 claims
- 1675US6115836AScan path circuitry for programming a variable clock pulse widthCYPRESS SEMICONDUCTOR CORP·Filed 1997·Granted Sep 5, 2000·40 cites·25 claims
- 1775US6006347ATest mode features for synchronous pipelined memoriesCYPRESS SEMICONDUCTOR CORP·Filed 1997·Granted Dec 21, 1999·38 cites·16 claims
- 1874US5525919ASense amplifier with limited output voltage swingCYPRESS SEMICONDUCTOR CORP·Filed 1994·Granted Jun 11, 1996·29 cites·1 claims
- 1974US4951254AStatic memory unit having a plurality of test modes, and computer equipped with such unitsPHILIPS CORP·Filed 1988·Granted Aug 21, 1990·31 cites·15 claims
- 2070US6651134B1Memory device with fixed length non interruptible burstCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Nov 18, 2003·17 cites·21 claims
- 2170US5347183ASense amplifier with limited output voltage swing and cross-coupled tail device feedbackCYPRESS SEMICONDUCTOR CORP·Filed 1992·Granted Sep 13, 1994·25 cites·15 claims
- 2268US5953285AScan path circuitry including an output register having a flow through modeCYPRESS SEMICONDUCTOR CORP·Filed 1997·Granted Sep 14, 1999·28 cites·22 claims
- 2368US5504443ADifferential latch sense amlifiers using feedbackCYPRESS SEMICONDUCTOR CORP·Filed 1994·Granted Apr 2, 1996·27 cites·20 claims
- 2468US5033024AMatrix memory with redundancy and minimizes delayPHILIPS CORP·Filed 1989·Granted Jul 16, 1991·24 cites·7 claims
- 2566US6262936B1Random access memory having independent read port and write port and process for writing to and reading from the sameCYPRESS SEMICONDUCTOR CORP·Filed 1999·Granted Jul 17, 2001·21 cites·18 claims
- 2666US5493241AMemory having a decoder with improved address hold timeCYPRESS SEMICONDUCTOR INC·Filed 1994·Granted Feb 20, 1996·26 cites·16 claims
- 2764US6499089B1Method, architecture and circuitry for independently configuring a multiple array memory deviceCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Dec 24, 2002·15 cites·19 claims
- 2857US6256249B1Method for hidden DRAM refreshCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Jul 3, 2001·9 cites·14 claims
- 2956US6359316B1Method and apparatus to prevent latch-up in CMOS devicesCYPRESS SEMICONDUCTOR CORP·Filed 1997·Granted Mar 19, 2002·18 cites·19 claims
- 3054US11016600B2Latency reduction in touch sensitive systemsBEECHROCK LTD·Filed 2019·Granted May 25, 2021·0 cites·20 claims
- 3152US5087840AIntegrated output buffer logic circuit with a memory circuitPHILIPS CORP·Filed 1991·Granted Feb 11, 1992·15 cites·10 claims
- 3249US5265064APulse generator circuit arrangementPHILIPS CORP·Filed 1989·Granted Nov 23, 1993·8 cites·6 claims
- 3347US6445645B2Random access memory having independent read port and write port and process for writing to and reading from the sameCYPRESS SEMICONDUCTOR CORP·Filed 2001·Granted Sep 3, 2002·4 cites·5 claims
- 3445US4929911APush-pull output circuit having three transistorsPHILIPS CORP·Filed 1989·Granted May 29, 1990·7 cites·5 claims
- 3544US4931667ACircuit arrangement for a dual bus linePHILIPS CORP·Filed 1988·Granted Jun 5, 1990·8 cites·10 claims
- 3643US5677555AOutput driver transistor with multiple gate bodiesCYPRESS SEMICONDUCTOR CORP·Filed 1995·Granted Oct 14, 1997·9 cites·13 claims
- 3741US5212413AStable, programmable low-dissipation reference circuitPHILIPS CORP·Filed 1991·Granted May 18, 1993·6 cites·2 claims
- 3840US4862417ARedundant-storage memoryPHILIPS CORP·Filed 1987·Granted Aug 29, 1989·9 cites·6 claims
- 3932US5224071AAddressable memory unit having an improved unit selection circuitPHILIPS CORP·Filed 1989·Granted Jun 29, 1993·2 cites·2 claims
Join the waitlist — get patent alerts
Get an alert when Cathal G. Phelan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →