Inventor · disambiguated record
Cai-Ling Wu
Also filed as: Wu cai-ling
10 granted patents·7 pending applications·8 citations·filing 2020–2025
81Inventor score
Files withTAIWAN SEMICONDUCTOR MFG CO LTD17
Top patents by PatentIndex Score
17 records- 0195US11551968B2Inter-wire cavity for low capacitanceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Jan 10, 2023·4 cites·20 claims
- 0294US11342222B2Self-aligned scheme for semiconductor device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted May 24, 2022·3 cites·20 claims
- 0387US2025364328A1Self-aligned scheme for semiconductor device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 0486US2025329584A1Self-aligned scheme for semiconductor device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 0585US11901228B2Self-aligned scheme for semiconductor device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Feb 13, 2024·1 cites·20 claims
- 0680US12387977B2Self-aligned scheme for semiconductor device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Aug 12, 2025·0 cites·20 claims
- 0779US12476146B2Self-aligned scheme for semiconductor device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Nov 18, 2025·0 cites·20 claims
- 0877US2025323164A1Semiconductor device structure with barrier layerTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 0975US11830770B2Self-aligned scheme for semiconductor device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Nov 28, 2023·0 cites·20 claims
- 1074US2025316531A1Inter-wire cavity for low capacitanceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 1174US2024379436A1Self-aligned interconnect structure and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 1272US12444646B2Devices with reduced capacitancesTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Oct 14, 2025·0 cites·20 claims
- 1372US12341101B2Method for forming a semiconductor structure by diffusing manganese from a seed layer to a barrier layerTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Jun 24, 2025·0 cites·20 claims
- 1461US2023011792A1Self-Aligned Interconnect Structure And Method Of Forming The SameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Application pending·0 cites
- 1560US12046506B2Devices with reduced capacitancesTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Jul 23, 2024·0 cites·20 claims
- 1654US2024266279A1Conductive structure in semiconductor structure and method for forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Application pending·0 cites
- 1749US12512363B2Forming interconnect structures in semiconductor devicesTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Dec 30, 2025·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Cai-Ling Wu files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →