Inventor · disambiguated record
Chien Lin Ho
Also filed as: HO CHIEN LIN
4 granted patents·40 citations·filing 2013–2015
73Inventor score
Technology areasG06F
Files withTAIWAN SEMICONDUCTOR MFG CO LTD4
Top patents by PatentIndex Score
4 records- 0193US9026971B1Multi-patterning conflict free integrated circuit designTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2014·Granted May 5, 2015·26 cites·20 claims
- 0286US9122838B2Triple-pattern lithography layout decompositionTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2014·Granted Sep 1, 2015·9 cites·17 claims
- 0378US10013520B2Method of determining if layout design is N-colorableTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2013·Granted Jul 3, 2018·5 cites·21 claims
- 0450US9471744B2Triple-pattern lithography layout decompositionTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2015·Granted Oct 18, 2016·0 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Chien Lin Ho files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →