Inventor · disambiguated record
Chun-Cheng Ku
Also filed as: KU CHUN-CHENG
4 granted patents·1 pending application·9 citations·filing 2012–2022
62Inventor score
Top patents by PatentIndex Score
5 records- 0183US8701070B2Group bounding box region-constrained placement for integrated circuit designCHUANG YI-LIN·Filed 2012·Granted Apr 15, 2014·9 cites·20 claims
- 0252US9601478B2Oxide definition (OD) gradient reduced semiconductor deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2016·Granted Mar 21, 2017·0 cites·20 claims
- 0352US9286431B2Oxide definition (OD) gradient reduced semiconductor device and method of makingTAIWAN SEMICONDUCTOR MFG·Filed 2013·Granted Mar 15, 2016·0 cites·20 claims
- 0446US2024014202A1Semiconductor device and method for generating integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Application pending·0 cites
- 0545US9268375B2Power distribution in semiconductor deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2013·Granted Feb 23, 2016·0 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Chun-Cheng Ku files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →