Inventor · disambiguated record

Chi-Shiung Lo

Also filed as: LO CHI-SHIUNG

2 granted patents·183 citations·filing 1995–1996

69Inventor score

Technology areasH10B

Files withTAIWAN SEMICONDUCTOR MFG2

Top patents by PatentIndex Score

2 records

0194US5595927AMethod for making self-aligned source/drain mask ROM memory cell using trench etched channelTAIWAN SEMICONDUCTOR MFG·Filed 1995·Granted Jan 21, 1997·157 cites·31 claims
0267US5751040ASelf-aligned source/drain mask ROM memory cell using trench etched channelTAIWAN SEMICONDUCTOR MFG·Filed 1996·Granted May 12, 1998·26 cites·20 claims

Join the waitlist — get patent alerts

Get an alert when Chi-Shiung Lo files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →