Inventor · disambiguated record
Chaitanya Palusa
Also filed as: PALUSA CHAITANYA
29 granted patents·2 pending applications·400 citations·filing 2000–2024
97Inventor score
Files withLSI CORP9TAIWAN SEMICONDUCTOR MFG CO LTD8ORACLE INT CORP6ALLIANCE SEMICONDUCTOR CORP2LSI LOGIC CORP2
Top patents by PatentIndex Score
31 records- 0198US11240075B2SerDes receiver with optimized CDR pulse shapingTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Feb 1, 2022·11 cites·20 claims
- 0298US10911272B2Multi-tap decision feed-forward equalizer with precursor and postcursor tapsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Feb 2, 2021·12 cites·20 claims
- 0397US11398933B2Multi-tap decision feed-forward equalizer with precursor and postcursor tapsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Jul 26, 2022·8 cites·20 claims
- 0497US10904044B2Serdes receiver with optimized CDR pulse shapingTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Jan 26, 2021·10 cites·20 claims
- 0596US9077574B1DSP SerDes receiver with FFE-DFE-DFFE data pathLSI CORP·Filed 2014·Granted Jul 7, 2015·48 cites·17 claims
- 0695US9917607B1Baseline wander correction gain adaptationORACLE INT CORP·Filed 2017·Granted Mar 13, 2018·23 cites·24 claims
- 0795US8508308B2Automatic frequency calibration of a multi-LCVCO phase locked loop with adaptive thresholds and programmable center control voltageDONG YIKUI JEN·Filed 2011·Granted Aug 13, 2013·32 cites·18 claims
- 0895US6476666B1Bootstrapped charge pumpALLIANCE SEMICONDUCTOR CORP·Filed 2001·Granted Nov 5, 2002·122 cites·17 claims
- 0992US12074737B2SerDes receiver with optimized CDR pulse shapingTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Aug 27, 2024·2 cites·20 claims
- 1092US11558223B2Adaptive receiver with pre-cursor cancelationORACLE INT CORP·Filed 2022·Granted Jan 17, 2023·2 cites·20 claims
- 1192US10142089B2Baud-rate clock data recovery with improved tracking performanceORACLE INT CORP·Filed 2017·Granted Nov 27, 2018·17 cites·20 claims
- 1290US10084591B1SERDES built-in sinusoidal jitter injectionORACLE INT CORP·Filed 2017·Granted Sep 25, 2018·13 cites·19 claims
- 1388US9130797B1Pipelined decision feedback equalization in an interleaved serializer/deserializer receiverLSI CORP·Filed 2014·Granted Sep 8, 2015·11 cites·20 claims
- 1487US11240073B2Adapative receiver with pre-cursor cancelationORACLE INT CORP·Filed 2019·Granted Feb 1, 2022·4 cites·20 claims
- 1585US8976854B1Method and apparatus for feed forward equalizer with variable cursor positionLSI CORP·Filed 2014·Granted Mar 10, 2015·8 cites·15 claims
- 1684US8804889B2Receiver with dual clock recovery circuitsLSI CORP·Filed 2013·Granted Aug 12, 2014·8 cites·20 claims
- 1781US8787439B2Decision feedforward equalizationPALUSA CHAITANYA·Filed 2012·Granted Jul 22, 2014·9 cites·17 claims
- 1879US6664801B1IDDQ test methodology based on the sensitivity of fault current to power supply variationsLSI LOGIC CORP·Filed 2001·Granted Dec 16, 2003·19 cites·4 claims
- 1978US9215106B2Method and apparatus for pre-cursor intersymbol interference correctionLSI CORP·Filed 2014·Granted Dec 15, 2015·6 cites·20 claims
- 2075US12335074B2Multi-tap decision feed-forward equalizer with precursor and postcursor tapsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Granted Jun 17, 2025·0 cites·20 claims
- 2174US2024372759A1Serdes receiver with optimized cdr pulse shapingTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 2272US11784855B2Adaptive receiver with pre-cursor cancelationORACLE INT CORP·Filed 2023·Granted Oct 10, 2023·0 cites·20 claims
- 2372US9036729B2Code forwarding and clock generation for transmitter repeatersLSI CORP·Filed 2013·Granted May 19, 2015·3 cites·17 claims
- 2472US7027548B1Delay settings for a wide-range, high-precision delay-locked loop and a delay locked loop implementation using these settingsALLIANCE SEMICONDUCTOR CORP·Filed 2001·Granted Apr 11, 2006·20 cites·15 claims
- 2568US11962441B2Multi-tap decision feed-forward equalizer with precursor and postcursor tapsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Apr 16, 2024·0 cites·20 claims
- 2662US8582635B2Sparse and reconfigurable floating tap feed forward equalizationPROKOP TOMASZ·Filed 2012·Granted Nov 12, 2013·2 cites·11 claims
- 2758US6359470B1Ultra low power voltage translation circuitry and its application in a TTL-to-CMOS bufferALLIANCE SEMICONDUCTOR·Filed 2000·Granted Mar 19, 2002·8 cites·17 claims
- 2852US9304535B2Baud rate phase detector with no error latchesLSI CORP·Filed 2014·Granted Apr 5, 2016·0 cites·20 claims
- 2947US9385893B2Modular low power serializer-deserializerLSI CORP·Filed 2014·Granted Jul 5, 2016·0 cites·18 claims
- 3046US6842032B2IDDQ test methodology based on the sensitivity of fault current to power supply variationsLSI LOGIC CORP·Filed 2003·Granted Jan 11, 2005·2 cites·10 claims
- 3144US2015256363A1Integrated PAM4/NRZ N-Way Parallel Digital Unrolled Decision Feedback Equalizer (DFE)LSI CORP·Filed 2014·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Chaitanya Palusa files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →