Inventor · disambiguated record

Chinnatip Ratametha

Also filed as: RATAMETHA CHINNATIP

1 granted patent·0 citations·filing 2024–2024

5Inventor score

Technology areasG01R

Files withSILICON CRAFT TECH PUBLIC COMPANY LIMITED1

Top patents by PatentIndex Score

1 record

0148US12425012B1Delay balancing loop for measurement of capacitance and delay balancing loop method thereofSILICON CRAFT TECH PUBLIC COMPANY LIMITED·Filed 2024·Granted Sep 23, 2025·0 cites·10 claims

Join the waitlist — get patent alerts

Get an alert when Chinnatip Ratametha files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →

Chinnatip Ratametha — Patent Inventor | PatentIndex