Inventor · disambiguated record
Chee Hak Teh
Also filed as: TEH CHEE HAK
73 granted patents·10 pending applications·247 citations·filing 2006–2024
98Inventor score
Top patents by PatentIndex Score
83 records- 0197US9847783B1Scalable architecture for IP block integrationALTERA CORP·Filed 2015·Granted Dec 19, 2017·46 cites·17 claims
- 0295US12009298B2Fabric die to fabric die interconnect for modularized integrated circuit devicesINTEL CORP·Filed 2023·Granted Jun 11, 2024·2 cites·20 claims
- 0395US11670589B2Fabric die to fabric die interconnect for modularized integrated circuit devicesINTEL CORP·Filed 2020·Granted Jun 6, 2023·4 cites·20 claims
- 0494US10886218B2Fabric die to fabric die interconnect for modularized integrated circuit devicesINTEL CORP·Filed 2019·Granted Jan 5, 2021·12 cites·20 claims
- 0594US9971733B1Scalable 2.5D interface circuitryALTERA CORP·Filed 2015·Granted May 15, 2018·9 cites·18 claims
- 0693US11036660B2Network-on-chip for inter-die and intra-die communication in modularized integrated circuit devicesINTEL CORP·Filed 2019·Granted Jun 15, 2021·19 cites·20 claims
- 0793US9811263B1Memory controller architecture with improved memory scheduling efficiencyALTERA CORP·Filed 2014·Granted Nov 7, 2017·18 cites·20 claims
- 0892US10482060B2Methods and apparatus for controlling interface circuitryALTERA CORP·Filed 2018·Granted Nov 19, 2019·5 cites·19 claims
- 0992US9911477B1Memory controller architecture with improved memory scheduling efficiencyALTERA CORP·Filed 2014·Granted Mar 6, 2018·9 cites·8 claims
- 1091US12026008B2Techniques for clock signal transmission in integrated circuits and interposersINTEL CORP·Filed 2022·Granted Jul 2, 2024·1 cites·19 claims
- 1191US11216397B2Translation circuitry for an interconnection in an active interposer of a semiconductor packageINTEL CORP·Filed 2019·Granted Jan 4, 2022·6 cites·20 claims
- 1291US10482934B2Memory controller architecture with improved memory scheduling efficiencyALTERA CORP·Filed 2018·Granted Nov 19, 2019·6 cites·19 claims
- 1390US11726932B2Network-on-chip for inter-die and intra-die communication in modularized integrated circuit devicesINTEL CORP·Filed 2021·Granted Aug 15, 2023·2 cites·20 claims
- 1490US7685346B2Demotion-based arbitrationINTEL CORP·Filed 2007·Granted Mar 23, 2010·26 cites·5 claims
- 1589US12164462B2Micro-network-on-chip and microsector infrastructureINTEL CORP·Filed 2020·Granted Dec 10, 2024·2 cites·19 claims
- 1689US11080449B2Modular periphery tile for integrated circuit deviceINTEL CORP·Filed 2020·Granted Aug 3, 2021·2 cites·20 claims
- 1789US9891935B2Application-based dynamic heterogeneous many-core systems and methodsALTERA CORP·Filed 2015·Granted Feb 13, 2018·11 cites·25 claims
- 1889US9189439B2Interface logic for a multi-core system-on-a-chip (SoC)INTEL CORP·Filed 2013·Granted Nov 17, 2015·8 cites·19 claims
- 1987US2025077753A1Modular periphery tile for integrated circuit deviceALTERA CORP·Filed 2024·Application pending·0 cites
- 2086US11609709B2Memory controller system and a method for memory scheduling of a storage deviceSKYECHIP SDN BHD·Filed 2021·Granted Mar 21, 2023·2 cites·15 claims
- 2186US11349481B1I/O transmitter circuitry for supporting multi-modes serializationSKYECHIP SDN BHD·Filed 2021·Granted May 31, 2022·3 cites·11 claims
- 2286US10642946B2Modular periphery tile for integrated circuit deviceINTEL CORP·Filed 2018·Granted May 5, 2020·3 cites·17 claims
- 2385US12394713B2Fabric die to fabric die interconnect for modularized integrated circuit devicesINTEL CORP·Filed 2024·Granted Aug 19, 2025·0 cites·20 claims
- 2484US11194757B2Scalable 2.5D interface circuitryALTERA CORP·Filed 2020·Granted Dec 7, 2021·1 cites·67 claims
- 2583US10282109B1Memory interface circuitry with distributed data reordering capabilitiesALTERA CORP·Filed 2016·Granted May 7, 2019·5 cites·20 claims
- 2682US12153866B2Modular periphery tile for integrated circuit deviceINTEL CORP·Filed 2023·Granted Nov 26, 2024·0 cites·20 claims
- 2782US11157440B2Scalable 2.5D interface circuitryALTERA CORP·Filed 2020·Granted Oct 26, 2021·1 cites·20 claims
- 2881US10389341B1Synchronize-able modular physical layer architecture for scalable interfaceALTERA CORP·Filed 2015·Granted Aug 20, 2019·3 cites·10 claims
- 2979US11580054B2Scalable network-on-chip for high-bandwidth memoryINTEL CORP·Filed 2018·Granted Feb 14, 2023·2 cites·22 claims
- 3078US11741042B2Scalable 2.5D interface circuitryALTERA CORP·Filed 2021·Granted Aug 29, 2023·0 cites·20 claims
- 3178US11500412B2Techniques for clock signal transmission in integrated circuits and interposersINTEL CORP·Filed 2019·Granted Nov 15, 2022·2 cites·16 claims
- 3278US11093261B2Application-based dynamic heterogeneous many-core systems and methodsALTERA CORP·Filed 2018·Granted Aug 17, 2021·2 cites·22 claims
- 3377US10079211B1Modular interconnection repair of multi-die packageINTEL CORP·Filed 2017·Granted Sep 18, 2018·2 cites·20 claims
- 3477US8601198B2Controllable transaction synchronization for merging peripheral devicesTEH CHEE HAK·Filed 2011·Granted Dec 3, 2013·7 cites·25 claims
- 3575US11714941B2Modular periphery tile for integrated circuit deviceINTEL CORP·Filed 2021·Granted Aug 1, 2023·0 cites·20 claims
- 3675US10871906B2Periphery shoreline augmentation for integrated circuitsINTEL CORP·Filed 2018·Granted Dec 22, 2020·3 cites·20 claims
- 3775US10394991B2Methods and apparatus for dynamically configuring soft processors on an integrated circuitALTERA CORP·Filed 2016·Granted Aug 27, 2019·4 cites·11 claims
- 3872US11995028B2Scalable network-on-chip for high-bandwidth memoryINTEL CORP·Filed 2022·Granted May 28, 2024·0 cites·25 claims
- 3972US2025036591A1Micro-network-on-chip and microsector infrastructureINTEL CORP·Filed 2024·Application pending·0 cites
- 4070US11669472B2Frequency translation circuitry for an interconnection in an active interposer of a semiconductor packageINTEL CORP·Filed 2021·Granted Jun 6, 2023·0 cites·20 claims
- 4170US11226925B2Scalable 2.5D interface circuitryALTERA CORP·Filed 2019·Granted Jan 18, 2022·0 cites·21 claims
- 4269US10579552B1Interface architecture for master-to-master and slave-to-master communicationINTEL CORP·Filed 2017·Granted Mar 3, 2020·1 cites·20 claims
- 4367US8140781B2Multi-level page-walk apparatus for out-of-order memory controllers supporting virtualization technologyTEH CHEE HAK·Filed 2007·Granted Mar 20, 2012·4 cites·17 claims
- 4466US7587547B2Dynamic update adaptive idle timerINTEL CORP·Filed 2006·Granted Sep 8, 2009·3 cites·20 claims
- 4566US7409516B2Pending request scoreboard for out-of-order memory schedulerINTEL CORP·Filed 2006·Granted Aug 5, 2008·3 cites·18 claims
- 4665US9189426B2Protected access to virtual memoryTEH CHEE HAK·Filed 2012·Granted Nov 17, 2015·2 cites·29 claims
- 4764US11188255B2Dynamic major mode for efficient memory traffic controlINTEL CORP·Filed 2018·Granted Nov 30, 2021·1 cites·21 claims
- 4863US11449247B2Periphery shoreline augmentation for integrated circuitsINTEL CORP·Filed 2020·Granted Sep 20, 2022·0 cites·20 claims
- 4962US12393255B2System and a method for network-on-chip power managementSKYECHIP SDN BHD·Filed 2023·Granted Aug 19, 2025·0 cites·11 claims
- 5062US11979152B2Integrated circuits having memory with flexible input-output circuitsINTEL CORP·Filed 2021·Granted May 7, 2024·0 cites·25 claims
Showing the top 50 of 83 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Chee Hak Teh files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →