Inventor · disambiguated record
Chris Wysocki
Also filed as: WYSOCKI CHRIS
16 granted patents·107 citations·filing 2002–2014
92Inventor score
Top patents by PatentIndex Score
16 records- 0191US7218133B2Versatile logic element and logic array blockALTERA CORP·Filed 2005·Granted May 15, 2007·16 cites·6 claims
- 0288US6937064B1Versatile logic element and logic array blockALTERA CORP·Filed 2002·Granted Aug 30, 2005·26 cites·42 claims
- 0382US6630842B1Routing architecture for a programmable logic deviceALTERA CORP·Filed 2002·Granted Oct 7, 2003·25 cites·75 claims
- 0477US7432734B2Versatile logic element and logic array blockALTERA CORP·Filed 2007·Granted Oct 7, 2008·6 cites·14 claims
- 0573US7890910B1Programmable logic device having logic elements with dedicated hardware to configure look up tables as registersALTERA CORP·Filed 2006·Granted Feb 15, 2011·5 cites·20 claims
- 0672US6970014B1Routing architecture for a programmable logic deviceALTERA CORP·Filed 2003·Granted Nov 29, 2005·15 cites·25 claims
- 0770US8704549B1Programmable integrated circuits with decoupling capacitor circuitryPARPIA ZAHIR·Filed 2012·Granted Apr 22, 2014·3 cites·20 claims
- 0869US8601424B1Programmable logic device having logic elements with dedicated hardware to configure look up tables as registersHUTTON MICHAEL D·Filed 2010·Granted Dec 3, 2013·2 cites·20 claims
- 0966US8015524B1Method and apparatus for performing incremental delay annotationALTERA CORP·Filed 2007·Granted Sep 6, 2011·4 cites·27 claims
- 1065US8286109B1Method and apparatus for performing incremental delay annotationSO DEREK·Filed 2011·Granted Oct 9, 2012·3 cites·20 claims
- 1160US8468487B1Method and apparatus for implementing cross-talk based booster wires in a system on a field programmable gate arrayPARPIA ZAHIR·Filed 2009·Granted Jun 18, 2013·2 cites·20 claims
- 1250US9172378B1Programmable logic device having logic elements with dedicated hardware to configure look up tables as registersALTERA CORP·Filed 2013·Granted Oct 27, 2015·0 cites·19 claims
- 1348US9329608B1Programmable integrated circuits with decoupling capacitor circuitryALTERA CORP·Filed 2014·Granted May 3, 2016·0 cites·17 claims
- 1447US7671626B1Versatile logic element and logic array blockALTERA CORP·Filed 2008·Granted Mar 2, 2010·0 cites·20 claims
- 1536US8661385B1Method and apparatus for performing delay annotationCARVALHO LYNDON FRANCIS·Filed 2007·Granted Feb 25, 2014·0 cites·31 claims
- 1632US8281271B1Method and apparatus for performing lutmask based delay modelingOH JUNGMOO·Filed 2008·Granted Oct 2, 2012·0 cites·21 claims
Join the waitlist — get patent alerts
Get an alert when Chris Wysocki files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →