Inventor · disambiguated record
Chenhan Yu
Also filed as: YU CHENHAN
0 granted patents·5 pending applications·0 citations·filing 2019–2024
Files withNVIDIA CORP5
Top patents by PatentIndex Score
5 records- 0161US2025335769A1Learnable semi-structured sparsity for large language modelsNVIDIA CORP·Filed 2024·Application pending·0 cites
- 0260US2025265467A1Techniques for compressing artificial neural networksNVIDIA CORP·Filed 2024·Application pending·0 cites
- 0348US2025225394A1Modifying neural networksNVIDIA CORP·Filed 2024·Application pending·0 cites
- 0442US2023418726A1Detecting and optimizing program workload inefficiencies at runtimeNVIDIA CORP·Filed 2022·Application pending·0 cites
- 0527US2021064987A1Processor and system to convert tensor operations in machine learningNVIDIA CORP·Filed 2019·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Chenhan Yu files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →