Inventor · disambiguated record
Ciaran Hanrahan
Also filed as: HANRAHAN CIARAN · HANRAHAN CIARAN P
4 granted patents·109 citations·filing 1989–1996
76Inventor score
Files withINTEGRATED DEVICE TECH4
Top patents by PatentIndex Score
4 records- 0175US5223443AMethod for determining wafer cleanlinessINTEGRATED DEVICE TECH·Filed 1992·Granted Jun 29, 1993·63 cites·7 claims
- 0274US4987090AStatic ram cell with trench pull-down transistors and buried-layer ground plateINTEGRATED DEVICE TECH·Filed 1989·Granted Jan 22, 1991·44 cites·7 claims
- 0326US5598317ALaser patterned semiconductor capacitorINTEGRATED DEVICE TECH·Filed 1996·Granted Jan 28, 1997·2 cites·9 claims
- 0424US5585016ALaser patterned C-V dotINTEGRATED DEVICE TECH·Filed 1993·Granted Dec 17, 1996·0 cites·12 claims
Join the waitlist — get patent alerts
Get an alert when Ciaran Hanrahan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →