Inventor · disambiguated record
Curtis Lapadat
Also filed as: LAPADAT CURTIS · LAPADAT CURTIS B · LAPADAT CURTIS BRIAN
4 granted patents·162 citations·filing 1996–2002
79Inventor score
Top patents by PatentIndex Score
4 records- 0185US6510076B1Variable read/write margin high-performance soft-error tolerant SRAM bit cellPMC SIERRA INC·Filed 2002·Granted Jan 21, 2003·64 cites·19 claims
- 0272US5835501ABuilt-in test scheme for a jitter tolerance test of a clock and data recovery unitPMC SIERRA LTD·Filed 1996·Granted Nov 10, 1998·83 cites·13 claims
- 0346US5850153ATristatable output driver for use with 3.3 or 5 volt CMOS logicPMC SIERRA LTD·Filed 1997·Granted Dec 15, 1998·11 cites·2 claims
- 0427US6185713B1Method and apparatus for improving stuck-at fault detection in large scale integrated circuit testingPMC SIERRA LTD·Filed 1998·Granted Feb 6, 2001·4 cites·4 claims
Join the waitlist — get patent alerts
Get an alert when Curtis Lapadat files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →