Inventor · disambiguated record
Daniel Delprat
Also filed as: DELPRAT DANIEL
24 granted patents·5 pending applications·145 citations·filing 2001–2024
95Inventor score
Files withSOITEC SILICON ON INSULATOR17CORNING INC4DELPRAT DANIEL2KERDILES SEBASTIEN1LALLEMENT FABRICE1
Top patents by PatentIndex Score
29 records- 0192US9293473B2Method for manufacturing a semiconductor on insulator structure having low electrical lossesSOITEC SILICON ON INSULATOR·Filed 2015·Granted Mar 22, 2016·8 cites·19 claims
- 0291US6563631B2Tunable gain-clamped semiconductor optical amplifierCORNING INC·Filed 2001·Granted May 13, 2003·56 cites·18 claims
- 0390US7405136B2Methods for manufacturing compound-material wafers and for recycling used donor substratesSOITEC SILICON ON INSULATOR·Filed 2006·Granted Jul 29, 2008·25 cites·23 claims
- 0489US8580654B2Method for molecular bonding of silicon and glass substratesKERDILES SEBASTIEN·Filed 2011·Granted Nov 12, 2013·9 cites·20 claims
- 0588US8357974B2Semiconductor on glass substrate with stiffening layer and process of making the sameCORNING INC·Filed 2010·Granted Jan 22, 2013·8 cites·19 claims
- 0685US2024396520A1Heterostructure and method of fabricationSOITEC SILICON ON INSULATOR·Filed 2024·Application pending·0 cites
- 0784US7645682B2Bonding interface quality by cold cleaning and hot bondingSOITEC SILICON ON INSULATOR·Filed 2007·Granted Jan 12, 2010·8 cites·23 claims
- 0883US11637542B2Heterostructure and method of fabricationSOITEC SILICON ON INSULATOR·Filed 2020·Granted Apr 25, 2023·1 cites·23 claims
- 0983US8962450B2Method for manufacturing a semiconductor-on-insulator structure having low electrical lossesSOITEC SILICON ON INSULATOR·Filed 2013·Granted Feb 24, 2015·5 cites·16 claims
- 1080US12101080B2Heterostructure and method of fabricationSOITEC SILICON ON INSULATOR·Filed 2023·Granted Sep 24, 2024·0 cites·19 claims
- 1180US10826459B2Heterostructure and method of fabricationSOITEC SILICON ON INSULATOR·Filed 2016·Granted Nov 3, 2020·2 cites·13 claims
- 1272US8790993B2Method for molecular bonding of silicon and glass substratesSOITEC SILICON ON INSULATOR·Filed 2013·Granted Jul 29, 2014·2 cites·16 claims
- 1370US11595020B2Heterostructure and method of fabricationSOITEC SILICON ON INSULATOR·Filed 2020·Granted Feb 28, 2023·0 cites·27 claims
- 1468US9716029B2Method for transferring a layer of a semiconductor and substrate comprising a confinement structureLALLEMENT FABRICE·Filed 2012·Granted Jul 25, 2017·4 cites·16 claims
- 1567US8349703B2Method of bonding two substratesSOITEC SILICON ON INSULATOR·Filed 2007·Granted Jan 8, 2013·2 cites·15 claims
- 1667US7485545B2Method of configuring a process to obtain a thin layer with a low density of holesSOITEC SILICON ON INSULATOR·Filed 2006·Granted Feb 3, 2009·4 cites·18 claims
- 1765US8946053B2Method for reducing irregularities at the surface of a layer transferred from a source substrate to a glass-based support substrateDELPRAT DANIEL·Filed 2011·Granted Feb 3, 2015·2 cites·14 claims
- 1861US8658514B2Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structureREYNAUD PATRICK·Filed 2012·Granted Feb 25, 2014·1 cites·18 claims
- 1955US2015056783A1Systems and methods for molecular bonding of substratesSOITEC SILICON ON INSULATOR·Filed 2014·Application pending·0 cites
- 2054US8772875B2Semiconductor on glass substrate with stiffening layerCORNING INC·Filed 2013·Granted Jul 8, 2014·0 cites·19 claims
- 2154US6459158B1Vertically-tolerant alignment using slanted wall pedestalCORNING INC·Filed 2001·Granted Oct 1, 2002·8 cites·8 claims
- 2252US12362226B2Method for forming a handling substrate for a composite structure intended for RF applications and handling substrateSOITEC SILICON ON INSULATOR·Filed 2020·Granted Jul 15, 2025·0 cites·20 claims
- 2347US8518799B2Process of making semiconductor on glass substrates with a stiffening layerMOHAMED NADIA BEN·Filed 2012·Granted Aug 27, 2013·0 cites·28 claims
- 2443US11373898B2Method for manufacturing a semiconductor on insulator type structure by layer transferSOITEC SILICON ON INSULATOR·Filed 2019·Granted Jun 28, 2022·0 cites·20 claims
- 2543US11205702B2Method for manufacturing a structure for forming a tridimensional monolithic integrated circuitSOITEC SILICON ON INSULATOR·Filed 2017·Granted Dec 21, 2021·0 cites·18 claims
- 2643US2014027714A1Quantum well thermoelectric component for use in a thermoelectric deviceDELPRAT DANIEL·Filed 2012·Application pending·0 cites
- 2737US7919391B2Methods for preparing a bonding surface of a semiconductor waferSOITEC SILICON ON INSULATOR·Filed 2005·Granted Apr 5, 2011·0 cites·17 claims
- 2836US2002028046A1Self aligned optical component in line connectionFiled 2001·Application pending·0 cites
- 2931US2001055447A1Hybrid alignment using calibrated substratesFiled 2001·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Daniel Delprat files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →