Inventor · disambiguated record
Daniel W. Storaska
Also filed as: STORASKA DANIEL · STORASKA DANIEL W
19 granted patents·280 citations·filing 1999–2010
94Inventor score
Top patents by PatentIndex Score
19 records- 0193US7265433B2On-pad broadband matching networkIBM·Filed 2005·Granted Sep 4, 2007·32 cites·17 claims
- 0289US6266272B1Partially non-volatile dynamic random access memory formed by a plurality of single transistor cells used as DRAM cells and EPROM cellsIBM·Filed 1999·Granted Jul 24, 2001·78 cites·20 claims
- 0384US6449202B1DRAM direct sensing schemeIBM·Filed 2001·Granted Sep 10, 2002·37 cites·17 claims
- 0483US7869544B2System for measuring an eyewidth of a data signal in an asynchronous systemIBM·Filed 2008·Granted Jan 11, 2011·11 cites·19 claims
- 0581US7145413B2Programmable impedance matching circuit and methodIBM·Filed 2003·Granted Dec 5, 2006·23 cites·9 claims
- 0680US6438051B1Stabilized direct sensing memory architectureIBM·Filed 2001·Granted Aug 20, 2002·27 cites·34 claims
- 0777US8401135B2Post-equalization amplitude latch-based channel characteristic measurementBEUKEMA TROY J·Filed 2010·Granted Mar 19, 2013·5 cites·12 claims
- 0867US6552944B2Single bitline direct sensing architecture for high speed memory deviceIBM·Filed 2001·Granted Apr 22, 2003·16 cites·72 claims
- 0965US6711078B2Writeback and refresh circuitry for direct sensed DRAM macroIBM·Filed 2002·Granted Mar 23, 2004·14 cites·20 claims
- 1064US7352815B2Data transceiver and method for equalizing the data eye of a differential input data signalIBM·Filed 2003·Granted Apr 1, 2008·10 cites·8 claims
- 1162US8024679B2Structure for apparatus for reduced loading of signal transmission elementsIBM·Filed 2007·Granted Sep 20, 2011·2 cites·4 claims
- 1261US6751152B2Method and configuration to allow a lower wordline boosted voltage operation while increasing a sensing signal with access transistor threshold voltageIBM·Filed 2001·Granted Jun 15, 2004·12 cites·15 claims
- 1357US8040813B2Apparatus and method for reduced loading of signal transmission elementsIBM·Filed 2005·Granted Oct 18, 2011·1 cites·12 claims
- 1447US6614714B2Semiconductor memory system having a data clock system for reliable high-speed data transfersIBM·Filed 2002·Granted Sep 2, 2003·5 cites·18 claims
- 1547US6445611B1Method and arrangement for preconditioning in a destructive read memoryIBM·Filed 2001·Granted Sep 3, 2002·5 cites·17 claims
- 1639US6778447B2Embedded DRAM system having wide data bandwidth and data transfer data protocolIBM·Filed 2002·Granted Aug 17, 2004·2 cites·28 claims
- 1735US8183950B2Auto-calibration for ring oscillator VCOSTORASKA DANIEL W·Filed 2009·Granted May 22, 2012·0 cites·16 claims
- 1834US8183949B2Compensation of VCO gain curve offsets using auto-calibrationSTORASKA DANIEL W·Filed 2009·Granted May 22, 2012·0 cites·16 claims
- 1928US6775736B2Embedded DRAM system having wide data bandwidth and data transfer data protocolIBM·Filed 2002·Granted Aug 10, 2004·0 cites·29 claims
Join the waitlist — get patent alerts
Get an alert when Daniel W. Storaska files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →