Inventor · disambiguated record
Debendra Das Sharma
Also filed as: DAS SHARMA DEBENDRA
167 granted patents·36 pending applications·734 citations·filing 2002–2025
99Inventor score
Files withINTEL CORP174AJANOVIC JASMIN6HEWLETT PACKARD DEVELOPMENT CO5CHOUDHARY SWADESH4DAS SHARMA DEBENDRA4
Top patents by PatentIndex Score
203 records- 0198US11740958B2Multi-protocol support on common physical layerINTEL CORP·Filed 2020·Granted Aug 29, 2023·15 cites·25 claims
- 0297US11669481B2Enabling sync header suppression latency optimization in the presence of retimers for serial interconnectINTEL CORP·Filed 2021·Granted Jun 6, 2023·11 cites·20 claims
- 0397US11429553B2Flit-based packetizationINTEL CORP·Filed 2021·Granted Aug 30, 2022·6 cites·20 claims
- 0497US11005692B2Bypassing equalization at lower data ratesINTEL CORP·Filed 2020·Granted May 11, 2021·7 cites·22 claims
- 0596US12197357B2High performance interconnectINTEL CORP·Filed 2021·Granted Jan 14, 2025·2 cites·20 claims
- 0696US11595318B2Ordered sets for high-speed interconnectsINTEL CORP·Filed 2021·Granted Feb 28, 2023·4 cites·34 claims
- 0796US8230120B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2011·Granted Jul 24, 2012·21 cites·28 claims
- 0896US7949794B2PCI express enhancements and extensionsINTEL CORP·Filed 2006·Granted May 24, 2011·41 cites·22 claims
- 0995US11573920B2SERDES link trainingINTEL CORP·Filed 2021·Granted Feb 7, 2023·3 cites·27 claims
- 1095US11232058B2Enabling sync header suppression latency optimization in the presence of retimers for serial interconnectINTEL CORP·Filed 2019·Granted Jan 25, 2022·18 cites·20 claims
- 1195US11153032B2Forward error correction mechanism for peripheral component interconnect-express (PCI-E)INTEL CORP·Filed 2020·Granted Oct 19, 2021·4 cites·20 claims
- 1295US10771189B2Forward error correction mechanism for data transmission across multi-lane linksINTEL CORP·Filed 2018·Granted Sep 8, 2020·16 cites·20 claims
- 1395US10552357B2Multichip package linkINTEL CORP·Filed 2017·Granted Feb 4, 2020·14 cites·25 claims
- 1495US9940287B2Pooled memory address translationINTEL CORP·Filed 2015·Granted Apr 10, 2018·12 cites·20 claims
- 1594US11061850B2Multiple transaction data flow control unit for high-speed interconnectINTEL CORP·Filed 2019·Granted Jul 13, 2021·8 cites·26 claims
- 1694US10880137B2Bypassing equalization at lower data ratesINTEL CORP·Filed 2017·Granted Dec 29, 2020·12 cites·25 claims
- 1794US10784986B2Forward error correction mechanism for peripheral component interconnect-express (PCI-e)INTEL CORP·Filed 2017·Granted Sep 22, 2020·11 cites·21 claims
- 1894US9692589B2Redriver link testingINTEL CORP·Filed 2015·Granted Jun 27, 2017·14 cites·18 claims
- 1994US9626321B2High performance interconnectINTEL CORP·Filed 2013·Granted Apr 18, 2017·14 cites·1 claims
- 2094US8099523B2PCI express enhancements and extensions including transactions having prefetch parametersAJANOVIC JASMIN·Filed 2011·Granted Jan 17, 2012·16 cites·4 claims
- 2193US12360934B2Parameter exchange for a die-to-die interconnectINTEL CORP·Filed 2022·Granted Jul 15, 2025·2 cites·20 claims
- 2293US10846247B2Controlling partial link width states for multilane linksINTEL CORP·Filed 2019·Granted Nov 24, 2020·8 cites·30 claims
- 2393US10606785B2Flex bus protocol negotiation and enabling sequenceINTEL CORP·Filed 2018·Granted Mar 31, 2020·10 cites·22 claims
- 2493US9965439B2Low latency multi-protocol retimersINTEL CORP·Filed 2016·Granted May 8, 2018·10 cites·30 claims
- 2593US7899943B2PCI express enhancements and extensionsINTEL CORP·Filed 2007·Granted Mar 1, 2011·16 cites·23 claims
- 2692US11741030B2High performance interconnectINTEL CORP·Filed 2020·Granted Aug 29, 2023·2 cites·20 claims
- 2792US10713209B2Recalibration of PHY circuitry for the PCI Express (PIPE) interface based on using a message bus interfaceINTEL CORP·Filed 2019·Granted Jul 14, 2020·11 cites·20 claims
- 2892US10601425B2Width and frequency conversion with PHY layer devices in PCI-expressINTEL CORP·Filed 2018·Granted Mar 24, 2020·7 cites·19 claims
- 2992US10250436B2Applying framing rules for a high speed data linkINTEL CORP·Filed 2017·Granted Apr 2, 2019·11 cites·25 claims
- 3092US8073981B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2007·Granted Dec 6, 2011·14 cites·12 claims
- 3192US7809969B2Using asymmetric lanes dynamically in a multi-lane serial linkINTEL CORP·Filed 2005·Granted Oct 5, 2010·27 cites·10 claims
- 3291US12332826B2Die-to-die interconnectINTEL CORP·Filed 2022·Granted Jun 17, 2025·2 cites·20 claims
- 3391US11144492B2Flex bus protocol negotiation and enabling sequenceINTEL CORP·Filed 2020·Granted Oct 12, 2021·3 cites·35 claims
- 3491US8447888B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2011·Granted May 21, 2013·8 cites·15 claims
- 3591US7930566B2PCI express enhancements and extensionsINTEL CORP·Filed 2007·Granted Apr 19, 2011·13 cites·17 claims
- 3691US7730376B2Providing high availability in a PCI-Express™ link in the presence of lane faultsINTEL CORP·Filed 2008·Granted Jun 1, 2010·22 cites·19 claims
- 3790US10606793B2Low latency multi-protocol retimersINTEL CORP·Filed 2018·Granted Mar 31, 2020·6 cites·20 claims
- 3890US10073808B2Multichip package linkINTEL CORP·Filed 2013·Granted Sep 11, 2018·11 cites·20 claims
- 3990US8555101B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2011·Granted Oct 8, 2013·7 cites·10 claims
- 4090US2025321910A1High performance interconnectINTEL CORP·Filed 2025·Application pending·0 cites
- 4189US11474960B2Technologies for partial link width states for multilane linksINTEL CORP·Filed 2020·Granted Oct 18, 2022·2 cites·22 claims
- 4289US11327861B2Cross-talk generation in a multi-lane link during lane testingINTEL CORP·Filed 2020·Granted May 10, 2022·2 cites·19 claims
- 4389US9720838B2Shared buffered memory routingINTEL CORP·Filed 2015·Granted Aug 1, 2017·5 cites·18 claims
- 4489US9383932B2Data coherency model and protocol at cluster levelINTEL CORP·Filed 2013·Granted Jul 5, 2016·10 cites·26 claims
- 4589US9372752B2Assisted coherent shared memoryINTEL CORP·Filed 2013·Granted Jun 21, 2016·10 cites·19 claims
- 4689US9262270B2Live error recoveryINTEL CORP·Filed 2013·Granted Feb 16, 2016·12 cites·32 claims
- 4789US8751714B2Implementing quickpath interconnect protocol over a PCIe interfaceSAFRANEK ROBERT J·Filed 2010·Granted Jun 10, 2014·15 cites·22 claims
- 4889US8473642B2PCI express enhancements and extensions including device window cachingAJANOVIC JASMIN·Filed 2011·Granted Jun 25, 2013·6 cites·12 claims
- 4988US11599497B2High performance interconnectINTEL CORP·Filed 2020·Granted Mar 7, 2023·2 cites·22 claims
- 5088US11397701B2Retimer mechanisms for in-band link managementINTEL CORP·Filed 2019·Granted Jul 26, 2022·5 cites·23 claims
Showing the top 50 of 203 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Debendra Das Sharma files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →