Inventor · disambiguated record

Dheepakkumaran Jayaraman

Also filed as: Jayaraman Dheepakkumaran

2 granted patents·2 citations·filing 2016–2016

48Inventor score

Technology areasG06F

Files withNVIDIA CORP2

Top patents by PatentIndex Score

2 records

0178US10444280B2Independent test partition clock coordination across multiple test partitionsNVIDIA CORP·Filed 2016·Granted Oct 15, 2019·2 cites·20 claims
0255US10473720B2Dynamic independent test partition clockNVIDIA CORP·Filed 2016·Granted Nov 12, 2019·0 cites·12 claims

Join the waitlist — get patent alerts

Get an alert when Dheepakkumaran Jayaraman files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →