Inventor · disambiguated record
Douglas F. Pastorello
Also filed as: PASTORELLO DOUGLAS · PASTORELLO DOUGLAS F
32 granted patents·552 citations·filing 1996–2022
97Inventor score
Files withSILICON LAB INC15CIRRUS LOGIC INC11SKYWORKS SOLUTIONS INC3SILICON LAB2CRYSTAL SEMICONDUCTOR CORP1
Top patents by PatentIndex Score
32 records- 0198US9588497B1Differential voltage-controlled oscillator analog-to-digital converter using input-referred offsetSILICON LAB INC·Filed 2016·Granted Mar 7, 2017·46 cites·20 claims
- 0297US11283459B1Calibration of a time-to-digital converter using a virtual phase-locked loopSKYWORKS SOLUTIONS INC·Filed 2021·Granted Mar 22, 2022·24 cites·20 claims
- 0397US10819353B1Spur cancellation in a PLL system with an automatically updated target spur frequencySILICON LAB INC·Filed 2019·Granted Oct 27, 2020·23 cites·21 claims
- 0497US10511312B1Metastable-free output synchronization for multiple-chip systems and the likeSILICON LAB INC·Filed 2019·Granted Dec 17, 2019·35 cites·26 claims
- 0595US11563441B2Calibration of a time-to-digital converter using a virtual phase-locked loopSKYWORKS SOLUTIONS INC·Filed 2022·Granted Jan 24, 2023·6 cites·20 claims
- 0694US6657488B1Offset correction and slicing level adjustment for amplifier circuitsSILICON LAB INC·Filed 2001·Granted Dec 2, 2003·80 cites·49 claims
- 0792US10833682B1Calibration of an interpolative divider using a virtual phase-locked loopSILICON LAB INC·Filed 2019·Granted Nov 10, 2020·10 cites·20 claims
- 0891US8010819B2Microcontroller unit (MCU) with power saving modeSILICON LAB·Filed 2008·Granted Aug 30, 2011·19 cites·20 claims
- 0989US6417792B1Single phase bi-directional electrical measurement systems and methods using ADCsCIRRUS LOGIC INC·Filed 2000·Granted Jul 9, 2002·55 cites·21 claims
- 1088US11888493B2Calibration of a time-to-digital converter using a virtual phase-locked loopSKYWORKS SOLUTIONS INC·Filed 2022·Granted Jan 30, 2024·1 cites·20 claims
- 1187US6831523B1Auto-detection between referenceless and reference clock mode of operationSILICON LAB INC·Filed 2002·Granted Dec 14, 2004·54 cites·20 claims
- 1286US7373533B2Programmable I/O cell capable of holding its state in power-down modeSILICON LAB·Filed 2005·Granted May 13, 2008·13 cites·15 claims
- 1385US7113009B2Programmable frequency dividerSILICON LAB INC·Filed 2004·Granted Sep 26, 2006·28 cites·26 claims
- 1478US6373415B1Digital phase compensation methods and systems for a dual-channel analog-to-digital converterCIRRUS LOGIC INC·Filed 2000·Granted Apr 16, 2002·23 cites·31 claims
- 1576US7562275B2Tri-level test mode terminal in limited terminal environmentSILICON LAB INC·Filed 2006·Granted Jul 14, 2009·9 cites·20 claims
- 1676US7551009B2High-speed divider with reduced power consumptionSILICON LAB INC·Filed 2007·Granted Jun 23, 2009·8 cites·24 claims
- 1771US6304202B1Delay correction system and method for a voltage channel in a sampled data measurement systemCIRRUS LOGIC INC·Filed 2000·Granted Oct 16, 2001·14 cites·56 claims
- 1871US6271778B1High pass filtering with automatic phase equalizationCIRRUS LOGIC INC·Filed 2000·Granted Aug 7, 2001·15 cites·14 claims
- 1971US5923273AReduced power FIR filterCRYSTAL SEMICONDUCTOR CORP·Filed 1996·Granted Jul 13, 1999·24 cites·39 claims
- 2068US7405601B2High-speed divider with pulse-width controlSILICON LAB INC·Filed 2007·Granted Jul 29, 2008·6 cites·29 claims
- 2167US7441131B2MCU with power saving modeSILICON LAB INC·Filed 2005·Granted Oct 21, 2008·3 cites·15 claims
- 2266US7187216B2Phase selectable divider circuitSILICON LAB INC·Filed 2004·Granted Mar 6, 2007·12 cites·51 claims
- 2366US6487674B1Single wire interface for an analog to digital converterCIRRUS LOGIC INC·Filed 2000·Granted Nov 26, 2002·15 cites·16 claims
- 2457US8041975B2Programmable I/O cell capable of holding its state in power-down modeSILICON LAB INC·Filed 2008·Granted Oct 18, 2011·2 cites·20 claims
- 2551US6557051B1Throughput for a serial interfaceCIRRUS LOGIC INC·Filed 2000·Granted Apr 29, 2003·2 cites·18 claims
- 2650US6522982B1Energy-to-pulse converter systems, devices, and methods wherein the output frequency is greater than the calculation frequency and having output phasingCIRRUS LOGIC INC·Filed 1999·Granted Feb 18, 2003·15 cites·23 claims
- 2749US6377198B1Definition of physical level of a logic output by a logic inputCIRRUS LOGIC INC·Filed 2000·Granted Apr 23, 2002·6 cites·28 claims
- 2846US8020010B2Memory power controllerSILICON LAB INC·Filed 2008·Granted Sep 13, 2011·1 cites·23 claims
- 2944US6760854B2Method and apparatus for handling a framing error at a serial interface by forcing invalid commands to be read upon determine the command is invalidCIRRUS LOGIC INC·Filed 2003·Granted Jul 6, 2004·0 cites·16 claims
- 3043US6531906B2Delay systems and methods using a variable delay SINC filterCIRRUS LOGIC INC·Filed 2001·Granted Mar 11, 2003·2 cites·29 claims
- 3139US6369634B1Delay systems and methods using a variable delay sinc filterCIRRUS LOGIC INC·Filed 2000·Granted Apr 9, 2002·1 cites·26 claims
- 3235US7502434B2Frequency detector including a variable delay filterSILICON LAB INC·Filed 2004·Granted Mar 10, 2009·0 cites·48 claims
Join the waitlist — get patent alerts
Get an alert when Douglas F. Pastorello files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →