Inventor · disambiguated record
Duane A. Averill
Also filed as: AVERILL DUANE A · AVERILL DUANE ARLYN
8 granted patents·3 pending applications·223 citations·filing 1996–2008
88Inventor score
Technology areasG06F
Top patents by PatentIndex Score
11 records- 0183US6088788ABackground completion of instruction and associated fetch request in a multithread processorIBM·Filed 1996·Granted Jul 11, 2000·123 cites·19 claims
- 0278US7925857B2Method for increasing cache directory associativity classes via efficient tag bit reclaimationIBM·Filed 2008·Granted Apr 12, 2011·9 cites·14 claims
- 0371US7865854B2Simultaneous parameter-driven and deterministic simulation with or without synchronizationIBM·Filed 2008·Granted Jan 4, 2011·7 cites·15 claims
- 0466US8028128B2Method for increasing cache directory associativity classes in a system with a register space memoryIBM·Filed 2007·Granted Sep 27, 2011·3 cites·15 claims
- 0565US6263404B1Accessing data from a multiple entry fully associative cache buffer in a multithread data processing systemIBM·Filed 1997·Granted Jul 17, 2001·47 cites·61 claims
- 0661US7788452B2Method and apparatus for tracking cached addresses for maintaining cache coherency in a computer system having multiple cachesIBM·Filed 2004·Granted Aug 31, 2010·9 cites·17 claims
- 0751US7467260B2Method and apparatus to purge remote node cache lines to support hot node replace in a computing systemIBM·Filed 2004·Granted Dec 16, 2008·2 cites·8 claims
- 0848US6044447AMethod and apparatus for communicating translation command information in a multithreaded environmentIBM·Filed 1998·Granted Mar 28, 2000·23 cites·13 claims
- 0944US2009265534A1Fairness, Performance, and Livelock Assessment Using a Loop Manager With Comparative Parallel LoopingAVERILL DUANE A·Filed 2008·Application pending·0 cites
- 1042US2007073974A1Eviction algorithm for inclusive lower level cache based upon state of higher level cacheIBM·Filed 2005·Application pending·0 cites
- 1142US2008307169A1Method, Apparatus, System and Program Product Supporting Improved Access Latency for a Sectored DirectoryAVERILL DUANE ARLYN·Filed 2007·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Duane A. Averill files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →