Inventor · disambiguated record
Emanuele F. Lopergolo
Also filed as: LOPERGOLO EMANUELE F · LOPERGOLO EMANUELE FRANK
15 granted patents·1 pending application·323 citations·filing 1995–2012
93Inventor score
Top patents by PatentIndex Score
16 records- 0197US5800184AHigh density electrical interconnect apparatus and methodIBM·Filed 1995·Granted Sep 1, 1998·226 cites·31 claims
- 0288US7505251B2Actuation mechanism for mating electronic card interconnect systemsIBM·Filed 2005·Granted Mar 17, 2009·16 cites·17 claims
- 0386US8672688B2Land grid array interposer with compressible conductorsFLORENCE JR ROBERT F·Filed 2012·Granted Mar 18, 2014·19 cites·17 claims
- 0475US6674297B1Micro compliant interconnect apparatus for integrated circuit devicesIBM·Filed 2002·Granted Jan 6, 2004·20 cites·19 claims
- 0556US7547231B1Large array connector for coupling wafers with a printed circuit boardIBM·Filed 2008·Granted Jun 16, 2009·5 cites·19 claims
- 0653US6497805B2Method for shorting pin grid array pins for platingIBM·Filed 2001·Granted Dec 24, 2002·5 cites·7 claims
- 0751US6527935B2Process for electroplating pins of an integrated circuit packageIBM·Filed 2001·Granted Mar 4, 2003·4 cites·8 claims
- 0851US2011067910A1Component securing system and associated methodIBM·Filed 2009·Application pending·0 cites
- 0950US8662931B2Delayed contact action connectorHEALEY H JOHN·Filed 2012·Granted Mar 4, 2014·2 cites·8 claims
- 1043US8282420B2Delayed contact action connectorHEALEY H JOHN·Filed 2009·Granted Oct 9, 2012·2 cites·7 claims
- 1140US7758390B2Large array surface mount technology connector cradle assemblyIBM·Filed 2008·Granted Jul 20, 2010·0 cites·20 claims
- 1236US6197171B1Pin contact mechanism for plating pin grid arraysIBM·Filed 1999·Granted Mar 6, 2001·5 cites·15 claims
- 1335US5691467AMethod for mapping surfaces adapted for receiving electrical componentsIBM·Filed 1996·Granted Nov 25, 1997·5 cites·22 claims
- 1434US5729148AProbe assemblyIBM·Filed 1996·Granted Mar 17, 1998·5 cites·12 claims
- 1532US6214180B1Method for shorting pin grid array pins for platingIBM·Filed 1999·Granted Apr 10, 2001·3 cites·11 claims
- 1630US6051119APlating structure for a pin grid array packageIBM·Filed 1998·Granted Apr 18, 2000·6 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Emanuele F. Lopergolo files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →