Inventor · disambiguated record
Eric Butaud
Also filed as: BUTAUD ERIC
4 granted patents·3 pending applications·1 citations·filing 2013–2024
58Inventor score
Files withSOITEC SILICON ON INSULATOR7
Top patents by PatentIndex Score
7 records- 0178US2024397825A1Hybrid structure for a surface acoustic wave deviceSOITEC SILICON ON INSULATOR·Filed 2024·Application pending·0 cites
- 0271US12108678B2Hybrid structure for a surface acoustic wave deviceSOITEC SILICON ON INSULATOR·Filed 2022·Granted Oct 1, 2024·0 cites·17 claims
- 0356US11335847B2Hybrid structure for a surface acoustic wave deviceSOITEC SILICON ON INSULATOR·Filed 2017·Granted May 17, 2022·0 cites·16 claims
- 0453US9911641B2Process for manufacturing a semiconductor substrate, and semiconductor substrate obtainedSOITEC SILICON ON INSULATOR·Filed 2013·Granted Mar 6, 2018·1 cites·12 claims
- 0546US12424995B2Method for manufacturing a structure comprising a thin layer transferred onto a support provided with a charge trapping layerSOITEC SILICON ON INSULATOR·Filed 2020·Granted Sep 23, 2025·0 cites·20 claims
- 0646US2025194423A1Method for correcting the thickness of a piezoelectric layerSOITEC SILICON ON INSULATOR·Filed 2023·Application pending·0 cites
- 0739US2024030883A1Process for manufacturing a piezoelectric structure for a radiofrequency device and which can be used to transfer a piezoelectric layer, and process for transferring such a piezoelectric layerSOITEC SILICON ON INSULATOR·Filed 2021·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Eric Butaud files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →