Inventor · disambiguated record
Erick M. Hirata
Also filed as: HIRATA ERICK M
17 granted patents·3 pending applications·425 citations·filing 1993–2010
95Inventor score
Top patents by PatentIndex Score
20 records- 0185US6118811ASelf-calibrating, self-correcting transceivers and methodsRAYTHEON CO·Filed 1997·Granted Sep 12, 2000·106 cites·33 claims
- 0284US5859559AMixer structures with enhanced conversion gain and reduced spurious signalsRAYTHEON CO·Filed 1997·Granted Jan 12, 1999·84 cites·19 claims
- 0382US5990815AMonolithic circuit and method for adding a randomized dither signal to the fine quantizer element of a subranging analog-to digital converter (ADC)RAYTHEON CO·Filed 1997·Granted Nov 23, 1999·54 cites·19 claims
- 0477US5973631ATest circuit and method of trimming a unary digital-to-analog converter (DAC) in a subranging analog-to-digital converter (ADC)RAYTHEON CO·Filed 1998·Granted Oct 26, 1999·48 cites·25 claims
- 0569US7154421B2DNL/INL trim techniques for comparator based analog to digital convertersTELASIC COMM INC·Filed 2004·Granted Dec 26, 2006·13 cites·28 claims
- 0664US5859568ATemperature compensated amplifierRAYTHEON CO·Filed 1997·Granted Jan 12, 1999·24 cites·12 claims
- 0764US5428305ADifferential logic level translator circuit with dual output logic levels selectable by power connector optionsHUGHES AIRCRAFT CO·Filed 1993·Granted Jun 27, 1995·21 cites·5 claims
- 0863US6768442B2Advanced digital antenna moduleRAYTHEON CO·Filed 2002·Granted Jul 27, 2004·12 cites·33 claims
- 0961US7095347B2Digitally trimmed DAC cellTELASIC COMMUNICATION INC·Filed 2003·Granted Aug 22, 2006·16 cites·29 claims
- 1056US6825697B1High-performance track and hold circuitTELASIC COMM INC·Filed 2003·Granted Nov 30, 2004·8 cites·56 claims
- 1154US8179173B2Digitally calibrated high speed clock distributionHIRATA ERICK M·Filed 2010·Granted May 15, 2012·1 cites·16 claims
- 1254US6975189B1On-chip multilayer metal shielded transmission lineTELASIC COMM INC·Filed 2000·Granted Dec 13, 2005·9 cites·3 claims
- 1354US6879276B2Split cell bowtie digital to analog converter and methodTELASIC COMM INC·Filed 2003·Granted Apr 12, 2005·8 cites·5 claims
- 1444US7098700B2Low power output driverTELASIC COMM INC·Filed 2004·Granted Aug 29, 2006·4 cites·29 claims
- 1538US6891424B1Monolithic payload IF switchTELASIC COMM INC·Filed 1999·Granted May 10, 2005·4 cites·10 claims
- 1638US5859569ACurrent feedback differential amplifier clampRAYTHEON CO·Filed 1997·Granted Jan 12, 1999·7 cites·9 claims
- 1734US6404228B1Apparatus for translating digital signalsFiled 1998·Granted Jun 11, 2002·6 cites·6 claims
- 1833US2005038846A1Substraction circuit with a dummy digital to analog converterFiled 2004·Application pending·0 cites
- 1931US2004257125A1Trickle current-cascode DACFiled 2003·Application pending·0 cites
- 2028US2005035788A1Clamped comparatorFiled 2003·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Erick M. Hirata files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →