Inventor · disambiguated record
Erhard Joachim Pistorius
Also filed as: PISTORIUS ERHARD JOACHIM
7 granted patents·188 citations·filing 2005–2013
85Inventor score
Top patents by PatentIndex Score
7 records- 0197US7701252B1Stacked die network-on-chip for FPGAALTERA CORP·Filed 2008·Granted Apr 20, 2010·150 cites·20 claims
- 0292US8719753B1Stacked die network-on-chip for FPGACHOW FRANCIS MAN-CHIT·Filed 2010·Granted May 6, 2014·22 cites·21 claims
- 0384US8863065B1Stacked die network-on-chip for FPGACHOW FRANCIS MAN-CHIT·Filed 2010·Granted Oct 14, 2014·7 cites·25 claims
- 0464US9292474B1Configurable hybrid adder circuitryALTERA CORP·Filed 2013·Granted Mar 22, 2016·1 cites·20 claims
- 0564US8521801B2Configurable hybrid adder circuitryPISTORIUS ERHARD JOACHIM·Filed 2008·Granted Aug 27, 2013·4 cites·17 claims
- 0660US8161469B1Method and apparatus for comparing programmable logic device configurationsIOTOV MIHAIL·Filed 2005·Granted Apr 17, 2012·4 cites·43 claims
- 0739US7804325B1Dedicated function block interfacing with general purpose function blocks on integrated circuitsALTERA CORP·Filed 2008·Granted Sep 28, 2010·0 cites·14 claims
Join the waitlist — get patent alerts
Get an alert when Erhard Joachim Pistorius files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →