Inventor · disambiguated record
Faraydon O. Karim
Also filed as: KARIM FARAYDON · KARIM FARAYDON O · KARIM FARAYDON OSMAN
13 granted patents·1 pending application·417 citations·filing 1984–2007
93Inventor score
Top patents by PatentIndex Score
14 records- 0196US4589112ASystem for multiple error detection with single and double bit error correctionIBM·Filed 1984·Granted May 13, 1986·84 cites·5 claims
- 0283US6643821B2Method and device for computing incremental checksumsST MICROELECTRONICS INC·Filed 2000·Granted Nov 4, 2003·49 cites·20 claims
- 0379US5481683ASuper scalar computer architecture using remand and recycled general purpose register to manage out-of-order execution of instructionsIBM·Filed 1993·Granted Jan 2, 1996·85 cites·17 claims
- 0470US7533382B2HyperprocessorST MICROELECTRONICS INC·Filed 2002·Granted May 12, 2009·16 cites·10 claims
- 0569US5241493AFloating point arithmetic unit with size efficient pipelined multiply-add architectureIBM·Filed 1991·Granted Aug 31, 1993·56 cites·13 claims
- 0667US7218616B2Octagonal interconnection network for linking processing nodes on an SOC device and method of operating sameST MICROELECTRONICS INC·Filed 2002·Granted May 15, 2007·13 cites·15 claims
- 0766US5384723AMethod and apparatus for floating point normalizationIBM·Filed 1994·Granted Jan 24, 1995·43 cites·14 claims
- 0859US7010675B2Fetch branch architecture for reducing branch penalty without branch predictionST MICROELECTRONICS INC·Filed 2001·Granted Mar 7, 2006·7 cites·20 claims
- 0955US7468985B2System independent and scalable packet buffer management architecture for network processorsST MICROELECTRONICS INC·Filed 2002·Granted Dec 23, 2008·5 cites·19 claims
- 1052US6795839B2Method and device for computing the number of bits set to one in an arbitrary length wordST MICROELECTRONICS INC·Filed 2000·Granted Sep 21, 2004·7 cites·20 claims
- 1151US6542915B1Floating point pipeline with a leading zeros anticipator circuitIBM·Filed 1999·Granted Apr 1, 2003·24 cites·3 claims
- 1245US2009133022A1Multiprocessing apparatus, system and methodKARIM FARAYDON O·Filed 2007·Application pending·0 cites
- 1342US5195052ACircuit and method for performing integer power operationsIBM·Filed 1991·Granted Mar 16, 1993·14 cites·11 claims
- 1441US6061707AMethod and apparatus for generating an end-around carry in a floating-point pipeline within a computer systemIBM·Filed 1998·Granted May 9, 2000·14 cites·16 claims
Join the waitlist — get patent alerts
Get an alert when Faraydon O. Karim files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →