Inventor · disambiguated record
Ganesan Iyer
Also filed as: IYER GANESAN
0 granted patents·4 pending applications·0 citations·filing 2018–2024
Top patents by PatentIndex Score
4 records- 0159US2025309871A1High-performance pulsed latch and clock generation for pulsed latch architecturesINTEL CORP·Filed 2024·Application pending·0 cites
- 0250US2025192754A1Low-power single-phase clocked flip-flopINTEL CORP·Filed 2023·Application pending·0 cites
- 0348US2025006234A1Leakage compensated dynamic latchINTEL CORP·Filed 2023·Application pending·0 cites
- 0426US2019280679A1Rise and Fall Time Mismatch Adjustment Circuit for USB-On-The-Go ModulesMICROCHIP TECH INC·Filed 2018·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Ganesan Iyer files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →