Inventor · disambiguated record
George L. Espinor
Also filed as: ESPINOR GEORGE L
7 granted patents·1 pending application·353 citations·filing 1987–2005
88Inventor score
Top patents by PatentIndex Score
8 records- 0195US7042765B2Memory bit line segment isolationFREESCALE SEMICONDUCTOR INC·Filed 2004·Granted May 9, 2006·119 cites·24 claims
- 0291US4802119ASingle chip microcomputer with patching and configuration controlled by on-board non-volatile memoryMOTOROLA INC·Filed 1987·Granted Jan 31, 1989·162 cites·7 claims
- 0370US5706228AMethod for operating a memory arrayMOTOROLA INC·Filed 1996·Granted Jan 6, 1998·30 cites·12 claims
- 0463US5890191AMethod and apparatus for providing erasing and programming protection for electrically erasable programmable read only memoryMOTOROLA INC·Filed 1996·Granted Mar 30, 1999·24 cites·16 claims
- 0557US7293188B2Low voltage detection systemFREESCALE SEMICONDUCTOR INC·Filed 2002·Granted Nov 6, 2007·6 cites·20 claims
- 0650US7187600B2Method and apparatus for protecting an integrated circuit from erroneous operationFREESCALE SEMICONDUCTOR INC·Filed 2004·Granted Mar 6, 2007·6 cites·35 claims
- 0737US5598569AData processor having operating modes selected by at least one mask option bit and method thereforMOTOROLA INC·Filed 1994·Granted Jan 28, 1997·6 cites·14 claims
- 0829US2006218467A1Memory having a portion that can be switched between use as data and use as error correction code (ECC)SIBIGTROTH JAMES M·Filed 2005·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when George L. Espinor files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →