Inventor · disambiguated record
Greg Costrini
Also filed as: COSTRINI GREG
10 granted patents·172 citations·filing 1992–2003
90Inventor score
Top patents by PatentIndex Score
10 records- 0188US6784091B1Maskless array protection process flow for forming interconnect vias in magnetic random access memory devicesIBM·Filed 2003·Granted Aug 31, 2004·57 cites·20 claims
- 0274US6933204B2Method for improved alignment of magnetic tunnel junction elementsIBM·Filed 2003·Granted Aug 23, 2005·21 cites·15 claims
- 0368US6596580B2Recess Pt structure for high k stacked capacitor in DRAM and FRAM, and the method to form this structureINFINEON TECHNOLOGIES AG·Filed 2001·Granted Jul 22, 2003·12 cites·7 claims
- 0465US6559001B2Methods of patterning a multi-layer film stack and forming a lower electrode of a capacitorIBM·Filed 2001·Granted May 6, 2003·9 cites·23 claims
- 0564US6265308B1Slotted damascene lines for low resistive wiring lines for integrated circuitIBM·Filed 1998·Granted Jul 24, 2001·30 cites·25 claims
- 0660US6670233B2Methods of patterning a multi-layer film stack and forming a lower electrode of a capacitorIBM·Filed 2003·Granted Dec 30, 2003·6 cites·11 claims
- 0750US5305340AWaveguide ridge laser device with improved mounting and ridge protectionIBM·Filed 1992·Granted Apr 19, 1994·14 cites·4 claims
- 0849US5309465ARidge waveguide semiconductor laser with thin active regionIBM·Filed 1992·Granted May 3, 1994·13 cites·4 claims
- 0945US6753252B2Contact plug formation for devices with stacked capacitorsINFINEON TECHNOLOGIES AG·Filed 2001·Granted Jun 22, 2004·2 cites·15 claims
- 1036US6268293B1Method of forming wires on an integrated circuit chipIBM·Filed 1999·Granted Jul 31, 2001·8 cites·12 claims
Join the waitlist — get patent alerts
Get an alert when Greg Costrini files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →