Inventor · disambiguated record
Guruvayurappan Mathur
Also filed as: MATHUR GURUVAYURAPPAN · MATHUR GURUVAYURAPPAN S
16 granted patents·6 pending applications·29 citations·filing 2017–2024
88Inventor score
Files withTEXAS INSTRUMENTS INC22
Top patents by PatentIndex Score
22 records- 0195US10490547B1IC with larger and smaller width contactsTEXAS INSTRUMENTS INC·Filed 2018·Granted Nov 26, 2019·18 cites·18 claims
- 0288US10756187B1Extended drain MOS with dual well isolationTEXAS INSTRUMENTS INC·Filed 2019·Granted Aug 25, 2020·4 cites·11 claims
- 0385US11587864B2Stacked capacitorTEXAS INSTRUMENTS INC·Filed 2021·Granted Feb 21, 2023·1 cites·16 claims
- 0482US11222841B2Stacked capacitorTEXAS INSTRUMENTS INC·Filed 2019·Granted Jan 11, 2022·3 cites·14 claims
- 0579US11171200B2Integrated circuits having dielectric layers including an anti-reflective coatingTEXAS INSTRUMENTS INC·Filed 2019·Granted Nov 9, 2021·2 cites·21 claims
- 0675US2025248080A1False collectors and guard rings for semiconductor devicesTEXAS INSTRUMENTS INC·Filed 2024·Application pending·0 cites
- 0772US2024290831A1False collectors and guard rings for semiconductor devicesTEXAS INSTRUMENTS INC·Filed 2024·Application pending·0 cites
- 0869US12218190B2False collectors and guard rings for semiconductor devicesTEXAS INSTRUMENTS INC·Filed 2022·Granted Feb 4, 2025·0 cites·23 claims
- 0968US12002846B2Integrated circuits having dielectric layers including an anti-reflective coatingTEXAS INSTRUMENTS INC·Filed 2021·Granted Jun 4, 2024·0 cites·16 claims
- 1068US10665663B1IC with top side capacitor having lateral regions with thinned capacitor dielectricTEXAS INSTRUMENTS INC·Filed 2018·Granted May 26, 2020·1 cites·20 claims
- 1166US12015054B2False collectors and guard rings for semiconductor devicesTEXAS INSTRUMENTS INC·Filed 2022·Granted Jun 18, 2024·0 cites·22 claims
- 1260US11387323B2Extended drain MOS with dual well isolationTEXAS INSTRUMENTS INC·Filed 2020·Granted Jul 12, 2022·0 cites·20 claims
- 1359US11239230B2IC with larger and smaller width contactsTEXAS INSTRUMENTS INC·Filed 2019·Granted Feb 1, 2022·0 cites·24 claims
- 1455US11521961B2Back ballasted vertical NPN transistorTEXAS INSTRUMENTS INC·Filed 2020·Granted Dec 6, 2022·0 cites·15 claims
- 1554US2024145293A1Merged trenches surrounded by wider trench for isolating semiconductor devicesTEXAS INSTRUMENTS INC·Filed 2022·Application pending·0 cites
- 1653US2024038580A1Locos or siblk to protect deep trench polysilicon in deep trench after sti processTEXAS INSTRUMENTS INC·Filed 2022·Application pending·0 cites
- 1753US2024038579A1Die size reduction and deep trench density increase using deep trench isolation after shallow trench isolation integrationTEXAS INSTRUMENTS INC·Filed 2022·Application pending·0 cites
- 1851US11469315B2Bipolar junction transistor with biased structure between base and emitter regionsTEXAS INSTRUMENTS INC·Filed 2020·Granted Oct 11, 2022·0 cites·15 claims
- 1951US2024113102A1Buried trench capacitorTEXAS INSTRUMENTS INC·Filed 2022·Application pending·0 cites
- 2049US11605587B2Methods for etching metal interconnect layersTEXAS INSTRUMENTS INC·Filed 2019·Granted Mar 14, 2023·0 cites·16 claims
- 2146US10700055B2Back ballasted vertical NPN transistorTEXAS INSTRUMENTS INC·Filed 2017·Granted Jun 30, 2020·0 cites·20 claims
- 2237US12170310B2Integrated circuits including composite dielectric layerTEXAS INSTRUMENTS INC·Filed 2019·Granted Dec 17, 2024·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Guruvayurappan Mathur files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →