Inventor · disambiguated record
Harsaran S. Bhatia
Also filed as: BHATIA HARSARAN S · BHATIA HARSARAN SINGH
33 granted patents·691 citations·filing 1974–2007
98Inventor score
Files withIBM33
Top patents by PatentIndex Score
33 records- 0187US6528735B1Substrate design of a chip using a generic substrate designIBM·Filed 2001·Granted Mar 4, 2003·41 cites·18 claims
- 0285US4264382AMethod for making a lateral PNP or NPN with a high gain utilizing reactive ion etching of buried high conductivity regionsIBM·Filed 1979·Granted Apr 28, 1981·51 cites·11 claims
- 0385US4160991AHigh performance bipolar device and method for making sameIBM·Filed 1977·Granted Jul 10, 1979·45 cites·8 claims
- 0484US4252582ASelf aligned method for making bipolar transistor having minimum base to emitter contact spacingIBM·Filed 1980·Granted Feb 24, 1981·58 cites·11 claims
- 0583US4691435AMethod for making Schottky diode having limited area self-aligned guard ringIBM·Filed 1981·Granted Sep 8, 1987·35 cites·13 claims
- 0682US3955210AElimination of SCR structureIBM·Filed 1974·Granted May 4, 1976·29 cites·11 claims
- 0781US6806793B2MLC frequency selective circuit structuresIBM·Filed 2002·Granted Oct 19, 2004·25 cites·24 claims
- 0880US6975199B2Embedded inductor and method of makingIBM·Filed 2001·Granted Dec 13, 2005·29 cites·15 claims
- 0978US4427989AHigh density memory cellIBM·Filed 1981·Granted Jan 24, 1984·29 cites·10 claims
- 1077US4236294AHigh performance bipolar device and method for making sameIBM·Filed 1979·Granted Dec 2, 1980·31 cites·11 claims
- 1171US4159915AMethod for fabrication vertical NPN and PNP structures utilizing ion-implantationIBM·Filed 1977·Granted Jul 3, 1979·28 cites·14 claims
- 1270US7701874B2Intelligent sensor networkIBM·Filed 2005·Granted Apr 20, 2010·4 cites·15 claims
- 1370US4389281AMethod of planarizing silicon dioxide in semiconductor devicesIBM·Filed 1980·Granted Jun 21, 1983·32 cites·6 claims
- 1468US4214315AMethod for fabricating vertical NPN and PNP structures and the resulting productIBM·Filed 1979·Granted Jul 22, 1980·25 cites·12 claims
- 1566US4196440ALateral PNP or NPN with a high gainIBM·Filed 1978·Granted Apr 1, 1980·23 cites·10 claims
- 1664US5243140ADirect distribution repair and engineering change systemIBM·Filed 1991·Granted Sep 7, 1993·33 cites·13 claims
- 1764US4507171AMethod for contacting a narrow width PN junction regionIBM·Filed 1982·Granted Mar 26, 1985·29 cites·15 claims
- 1863US6931712B2Method of forming a dielectric substrate having a multiturn inductorIBM·Filed 2004·Granted Aug 23, 2005·10 cites·10 claims
- 1956US6573728B2Method and circuit for electrical testing of isolation resistance of large capacitance networkIBM·Filed 2001·Granted Jun 3, 2003·7 cites·19 claims
- 2056US5427983AProcess for corrosion free multi-layer metal conductorsIBM·Filed 1992·Granted Jun 27, 1995·21 cites·12 claims
- 2155US4535531AMethod and resulting structure for selective multiple base width transistor structuresIBM·Filed 1982·Granted Aug 20, 1985·19 cites·15 claims
- 2253US4389294AMethod for avoiding residue on a vertical walled mesaIBM·Filed 1981·Granted Jun 21, 1983·17 cites·7 claims
- 2351US4712125AStructure for contacting a narrow width PN junction regionIBM·Filed 1984·Granted Dec 8, 1987·18 cites·24 claims
- 2449US3987216AMethod of forming schottky barrier junctions having improved barrier heightIBM·Filed 1975·Granted Oct 19, 1976·9 cites·6 claims
- 2548US7704802B2Programmable random logic arrays using PN isolationIBM·Filed 2007·Granted Apr 27, 2010·0 cites·6 claims
- 2646US4796069ASchottky diode having limited area self-aligned guard ring and method for making sameIBM·Filed 1987·Granted Jan 3, 1989·10 cites·2 claims
- 2744US7420248B2Programmable random logic arrays using PN isolationIBM·Filed 2005·Granted Sep 2, 2008·0 cites·8 claims
- 2844US4464212AMethod for making high sheet resistivity resistorsIBM·Filed 1982·Granted Aug 7, 1984·11 cites·2 claims
- 2943US6203926B1Corrosion-free multi-layer conductorIBM·Filed 1999·Granted Mar 20, 2001·9 cites·14 claims
- 3039US7325213B2Nested design approachIBM·Filed 2005·Granted Jan 29, 2008·0 cites·10 claims
- 3137US4746815AElectronic EC for minimizing EC padsIBM·Filed 1986·Granted May 24, 1988·8 cites·32 claims
- 3237US4426655AMemory cell resistor deviceIBM·Filed 1981·Granted Jan 17, 1984·4 cites·12 claims
- 3329US4743781ADotting circuit with inhibit functionIBM·Filed 1986·Granted May 10, 1988·1 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Harsaran S. Bhatia files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →