Inventor · disambiguated record
Henry Acedo
Also filed as: ACEDO HENRY
4 granted patents·38 citations·filing 2000–2006
74Inventor score
Files withNAT SEMICONDUCTOR CORP4
Top patents by PatentIndex Score
4 records- 0179US7279343B1De-packaging process for small outline transistor packagesNAT SEMICONDUCTOR CORP·Filed 2005·Granted Oct 9, 2007·10 cites·15 claims
- 0271US7087927B1Semiconductor die with an editing structureNAT SEMICONDUCTOR CORP·Filed 2003·Granted Aug 8, 2006·21 cites·17 claims
- 0355US6518074B1Backside IC device preparation processNAT SEMICONDUCTOR CORP·Filed 2000·Granted Feb 11, 2003·7 cites·11 claims
- 0443US7352001B1Method of editing a semiconductor dieNAT SEMICONDUCTOR CORP·Filed 2006·Granted Apr 1, 2008·0 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Henry Acedo files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →