Inventor · disambiguated record
Henri Fraisse
Also filed as: FRAISSE HENRI
15 granted patents·53 citations·filing 2014–2023
90Inventor score
Files withXILINX INC15
Top patents by PatentIndex Score
15 records- 0192US10628547B1Routing circuit designs for implementation using a programmable network on chipXILINX INC·Filed 2017·Granted Apr 21, 2020·10 cites·18 claims
- 0290US12079484B2Random reads using multi-port memory and on-chip memory blocksXILINX INC·Filed 2023·Granted Sep 3, 2024·1 cites·20 claims
- 0389US11138019B1Routing in a compilation flow for a heterogeneous multi-core architectureXILINX INC·Filed 2019·Granted Oct 5, 2021·9 cites·20 claims
- 0489US9875330B2Folding duplicate instances of modules in a circuit designXILINX INC·Filed 2015·Granted Jan 23, 2018·7 cites·20 claims
- 0588US9882562B1Rotated integrated circuit die and chip packages having the sameXILINX INC·Filed 2016·Granted Jan 30, 2018·6 cites·20 claims
- 0685US10614191B1Performing placement and routing concurrentlyXILINX INC·Filed 2018·Granted Apr 7, 2020·4 cites·20 claims
- 0784US10320386B1Programmable pipeline interface circuitXILINX INC·Filed 2017·Granted Jun 11, 2019·4 cites·20 claims
- 0882US10726181B1Regularity of fabrics in programmable logic devicesXILINX INC·Filed 2019·Granted Jul 28, 2020·3 cites·35 claims
- 0981US10747929B1Resolving timing violations in multi-die circuit designsXILINX INC·Filed 2019·Granted Aug 18, 2020·3 cites·20 claims
- 1081US10445456B1Incremental routing for circuit designs using a SAT routerXILINX INC·Filed 2017·Granted Oct 15, 2019·3 cites·20 claims
- 1177US10503861B1Placing and routing an interface portion and a main portion of a circuit designXILINX INC·Filed 2018·Granted Dec 10, 2019·3 cites·20 claims
- 1267US11720255B1Random reads using multi-port memory and on-chip memory blocksXILINX INC·Filed 2021·Granted Aug 8, 2023·0 cites·20 claims
- 1351US9235671B1Combining logic elements into pairs in a circuit design systemXILINX INC·Filed 2014·Granted Jan 12, 2016·0 cites·20 claims
- 1440US9954534B2Methods and circuits for preventing hold time violationsXILINX INC·Filed 2016·Granted Apr 24, 2018·0 cites·10 claims
- 1539US9935870B2Channel selection in multi-channel switching networkXILINX INC·Filed 2016·Granted Apr 3, 2018·0 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Henri Fraisse files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →