Inventor · disambiguated record
Hong-Zu Chou
Also filed as: CHOU HONG-ZU
3 granted patents·4 citations·filing 2017–2019
56Inventor score
Files withAVERY DESIGN SYSTEMS INC3
Top patents by PatentIndex Score
3 records- 0169US10666255B1System and method for compacting X-pessimism fixes for gate-level logic simulationAVERY DESIGN SYSTEMS INC·Filed 2017·Granted May 26, 2020·2 cites·10 claims
- 0268US10726180B1Systems and methods for fixing X-pessimism from uninitialized latches in gate-level simulationAVERY DESIGN SYSTEMS INC·Filed 2019·Granted Jul 28, 2020·1 cites·15 claims
- 0361US10794954B1System and method for accelerating timing-accurate gate-level logic simulationAVERY DESIGN SYSTEMS INC·Filed 2019·Granted Oct 6, 2020·1 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Hong-Zu Chou files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →