Inventor · disambiguated record
Ian D. Miller
Also filed as: MILLER IAN D · MILLER IAN DAVID
22 granted patents·1 pending application·1,321 citations·filing 1997–2021
96Inventor score
Top patents by PatentIndex Score
23 records- 0195US8146040B1Method of evaluating an architecture for an integrated circuit deviceJANNECK JORN W·Filed 2009·Granted Mar 27, 2012·58 cites·19 claims
- 0295US8001510B1Automated method of architecture mapping selection from constrained high level language description via element characterizationXILINX INC·Filed 2008·Granted Aug 16, 2011·47 cites·18 claims
- 0395US6345302B1System for transmitting and receiving data within a reliable communications protocol by concurrently processing portions of the protocol suiteTSI TELSYS INC·Filed 2000·Granted Feb 5, 2002·202 cites·60 claims
- 0494US7509619B1Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languagesXILINX INC·Filed 2005·Granted Mar 24, 2009·50 cites·19 claims
- 0594US6230307B1System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objectsXILINX INC·Filed 1998·Granted May 8, 2001·339 cites·55 claims
- 0693US6625797B1Means and method for compiling high level software languages into algorithmically equivalent hardware representationsXILINX INC·Filed 2000·Granted Sep 23, 2003·133 cites·45 claims
- 0792US6122670AApparatus and method for constructing data for transmission within a reliable communication protocol by performing portions of the protocol suite concurrentlyTSI TELSYS INC·Filed 1997·Granted Sep 19, 2000·304 cites·38 claims
- 0889US7143388B1Method of transforming software language constructs to functional hardware equivalentsXILINX INC·Filed 2005·Granted Nov 28, 2006·25 cites·8 claims
- 0986US6877150B1Method of transforming software language constructs to functional hardware equivalentsXILINX INC·Filed 2002·Granted Apr 5, 2005·48 cites·49 claims
- 1083US8402164B1Asynchronous communication network and methods of enabling the asynchronous communication of data in an integrated circuitPARLOUR DAVID B·Filed 2010·Granted Mar 19, 2013·9 cites·20 claims
- 1182US7979835B1Method of estimating resource requirements for a circuit designXILINX INC·Filed 2008·Granted Jul 12, 2011·11 cites·20 claims
- 1279US7822886B1Dataflow control for application with timing parametersXILINX INC·Filed 2008·Granted Oct 26, 2010·4 cites·20 claims
- 1379US7086047B1Determining hardware generated by high level language compilation through loop optimizationsXILINX INC·Filed 2002·Granted Aug 1, 2006·30 cites·26 claims
- 1473US11113115B2Dynamic resource optimizationADVA OPTICAL NETWORKING SE·Filed 2019·Granted Sep 7, 2021·2 cites·22 claims
- 1572US7111274B1Scheduling hardware generated by high level language compilation to preserve functionality of source code design implementationsXILINX INC·Filed 2002·Granted Sep 19, 2006·22 cites·22 claims
- 1668US8595391B1Automatic queue sizing for dataflow applicationsMILLER IAN D·Filed 2008·Granted Nov 26, 2013·6 cites·18 claims
- 1766US8020139B1Method and apparatus for implementing a dataflow circuit model using application-specific memory implementationsXILINX INC·Filed 2008·Granted Sep 13, 2011·3 cites·20 claims
- 1866US6952817B1Generating hardware interfaces for designs specified in a high level languageXILINX INC·Filed 2002·Granted Oct 4, 2005·13 cites·28 claims
- 1964US9117046B1Method of generating data for estimating resource requirements for a circuit designSCHUMACHER PAUL R·Filed 2008·Granted Aug 25, 2015·3 cites·14 claims
- 2064US7222314B1Generation of a hardware interface for a software procedureXILINX INC·Filed 2004·Granted May 22, 2007·10 cites·19 claims
- 2160US8572432B1Method and apparatus for processing an event notification in a concurrent processing systemPARLOUR DAVID B·Filed 2009·Granted Oct 29, 2013·2 cites·17 claims
- 2259US2021357257A1Dynamic Resource Optimization For High Availability Virtual Network FunctionsADVA OPTICAL NETWORKING SE·Filed 2021·Application pending·0 cites
- 2347US9411744B1Content-based caching in a managed runtime computing environmentJANNECK JORN W·Filed 2008·Granted Aug 9, 2016·0 cites·10 claims
Join the waitlist — get patent alerts
Get an alert when Ian D. Miller files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →