Inventor · disambiguated record
Ignazio Antonino Urzi
Also filed as: URZI IGNAZIO · URZI IGNAZIO ANTONINO
19 granted patents·5 pending applications·27 citations·filing 2003–2020
90Inventor score
Files withST MICROELECTRONICS GRENOBLE 28URZI IGNAZIO ANTONINO5MANGANO DANIELE3ST MICROELECTRONICS SRL2STMICROELECTRONICS (GRENOBLE 2) SAS2
Top patents by PatentIndex Score
24 records- 0184US9697161B2Method of handling transactions, corresponding system and computer program productSTMICROELECTRONICS (GRENOBLE 2) SAS·Filed 2014·Granted Jul 4, 2017·7 cites·25 claims
- 0280US8677045B2Transaction reordering system and method with protocol indifferenceMANGANO DANIELE·Filed 2011·Granted Mar 18, 2014·6 cites·29 claims
- 0376US9202002B2System for designing network on chip interconnect arrangementsST MICROELECTRONICS GRENOBLE 2·Filed 2014·Granted Dec 1, 2015·3 cites·20 claims
- 0467US9389979B2Debug system, and related integrated circuit and methodST MICROELECTRONICS GRENOBLE 2·Filed 2013·Granted Jul 12, 2016·2 cites·17 claims
- 0559US9419952B2Memory encryption method compatible with a memory interleaved system and corresponding systemSTMICROELECTRONICS (GRENOBLE 2) SAS·Filed 2015·Granted Aug 16, 2016·1 cites·10 claims
- 0659US8630181B2Communication system and corresponding integrated circuit and methodMANGANO DANIELE·Filed 2012·Granted Jan 14, 2014·1 cites·20 claims
- 0754US7036038B2Converter circuit for synchronizing bus control signals according to a ratio of clock frequencies between different clock domainsST MICROELECTRONICS SRL·Filed 2003·Granted Apr 25, 2006·7 cites·23 claims
- 0852US10102171B2Method of handling transactions, corresponding system and computer program productST MICROELECTRONICS GRENOBLE 2·Filed 2017·Granted Oct 16, 2018·0 cites·19 claims
- 0952US10019399B2System for designing network on chip interconnect arrangementsST MICROELECTRONICS GRENOBLE 2·Filed 2015·Granted Jul 10, 2018·0 cites·20 claims
- 1048US10255207B2Method and apparatus use with interruptsST MICROELECTRONICS RES & DEV LTD·Filed 2014·Granted Apr 9, 2019·0 cites·21 claims
- 1146US9178776B2Arrangement and methodST MICROELECTRONICS GRENOBLE 2·Filed 2013·Granted Nov 3, 2015·0 cites·33 claims
- 1245US11614949B2Method and device for managing operation of a computing unit capable of operating with instructions of different sizesSTMICROELECTRONICS GRAND OUEST SAS·Filed 2020·Granted Mar 28, 2023·0 cites·22 claims
- 1345US8831160B2Method and apparatus for switching clock frequency in a system-in-package deviceST MICROELECTRONICS RES & DEV·Filed 2013·Granted Sep 9, 2014·0 cites·27 claims
- 1445US8347258B2Method and apparatus for interfacing multiple dies with mapping for source identifier allocationST MICROELECTRONICS GRENOBLE 2·Filed 2011·Granted Jan 1, 2013·0 cites·17 claims
- 1544US9100354B2Control device, for instance for systems-on-chip, and corresponding methodST MICROELECTRONICS SRL·Filed 2012·Granted Aug 4, 2015·0 cites·16 claims
- 1643US8780935B2Communication system, and corresponding integrated circuit and methodMANGANO DANIELE·Filed 2011·Granted Jul 15, 2014·0 cites·20 claims
- 1743US2013103865A1Flexible communicationsST MICROELECTRONICS GRENOBLE 2·Filed 2012·Application pending·0 cites
- 1841US8873668B2Communications arrangement for a system in packageST MICROELECTRONICS SA·Filed 2012·Granted Oct 28, 2014·0 cites·25 claims
- 1936US2014112149A1Closed loop end-to-end qos on-chip architectureST MICROELECTRONICS GRENOBLE 2·Filed 2013·Application pending·0 cites
- 2035US2012079148A1Reordering arrangementURZI IGNAZIO ANTONINO·Filed 2011·Application pending·0 cites
- 2133US8782302B2Method and apparatus for routing transactions through partitions of a system-on-chipURZI IGNAZIO ANTONINO·Filed 2011·Granted Jul 15, 2014·0 cites·8 claims
- 2228US8521937B2Method and apparatus for interfacing multiple dies with mapping to modify source identityURZI IGNAZIO ANTONINO·Filed 2011·Granted Aug 27, 2013·0 cites·20 claims
- 2328US2012001668A1Die and a package comprising a plurality of diesURZI IGNAZIO ANTONINO·Filed 2011·Application pending·0 cites
- 2426US2013061016A1Versatile data processor embedded in a memory controllerURZI IGNAZIO ANTONINO·Filed 2012·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Ignazio Antonino Urzi files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →