Inventor · disambiguated record
Ioannis Savidis
Also filed as: Savidis Ioannis
13 granted patents·3 pending applications·12 citations·filing 2016–2023
84Inventor score
Files withUNIV DREXEL16
Top patents by PatentIndex Score
16 records- 0184US11641200B2Charge recycling from idle circuits for improved energy efficiency of multi-voltage systemsUNIV DREXEL·Filed 2021·Granted May 2, 2023·4 cites·5 claims
- 0277US11435802B2Work load scheduling for multi core systems with under-provisioned power deliveryUNIV DREXEL·Filed 2018·Granted Sep 6, 2022·3 cites·15 claims
- 0369US9912325B2Power supply voltage detection and power delivery circuitUNIV DREXEL·Filed 2016·Granted Mar 6, 2018·2 cites·18 claims
- 0467US11540120B2Physical layer key based interleaving for secure wireless communicationUNIV DREXEL·Filed 2019·Granted Dec 27, 2022·1 cites·18 claims
- 0566US11444210B2On-chip power supply noise suppression through hyperabrupt junction varactorsUNIV DREXEL·Filed 2019·Granted Sep 13, 2022·1 cites·6 claims
- 0663US11282414B2Reduced overhead gate level logic encryptionUNIV DREXEL·Filed 2016·Granted Mar 22, 2022·1 cites·8 claims
- 0757US11971987B2Reducing logic locking key leakage through the scan chainUNIV DREXEL·Filed 2021·Granted Apr 30, 2024·0 cites·12 claims
- 0851US2024214803A1Physical Layer Key based Interleaving for Secure Wireless CommunicationUNIV DREXEL·Filed 2022·Application pending·0 cites
- 0950US12393738B2Enhanced circuity security through hidden state transitionsUNIV DREXEL·Filed 2019·Granted Aug 19, 2025·0 cites·15 claims
- 1050US12379767B2On-chip voltage assignment through particle swarm optimizationUNIV DREXEL·Filed 2019·Granted Aug 5, 2025·0 cites·14 claims
- 1147US2023297750A1Variation-aware analog circuit sizing with classifier chainsUNIV DREXEL·Filed 2023·Application pending·0 cites
- 1246US2025356181A1Energy efficiency of heterogeneous multi-voltage domain deep neural network accelerators through leakage reuse for near-memory computing applicationsUNIV DREXEL·Filed 2022·Application pending·0 cites
- 1345US11270031B2Securing analog mixed-signal integrated circuits through shared dependenciesUNIV DREXEL·Filed 2020·Granted Mar 8, 2022·0 cites·8 claims
- 1442US11177902B2Physical gate based preamble obfuscation for securing wireless communicationUNIV DREXEL·Filed 2018·Granted Nov 16, 2021·0 cites·15 claims
- 1537US11157674B2Transistor sizing for parameter obfuscation of analog circuitsUNIV DREXEL·Filed 2020·Granted Oct 26, 2021·0 cites·4 claims
- 1635US10923442B2Protecting analog circuits with parameter biasing obfuscationUNIV DREXEL·Filed 2018·Granted Feb 16, 2021·0 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Ioannis Savidis files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →