Inventor · disambiguated record
Jagdeep Bal
Also filed as: BAL JAGDEEP · BAL JAGDEEP SINGH
17 granted patents·278 citations·filing 1996–2019
94Inventor score
Files withINTEGRATED DEVICE TECH12MICROCLOCK INC2BAL JAGDEEP1LEONG COLIN WAI MUN1SILICON CLOCKS INC1
Top patents by PatentIndex Score
17 records- 0195US7786763B1Clock circuit with harmonic frequency detectorINTEGRATED DEVICE TECH·Filed 2008·Granted Aug 31, 2010·29 cites·20 claims
- 0293US7180377B1Method and apparatus for a hybrid phase lock loop frequency synthesizerSILICON CLOCKS INC·Filed 2005·Granted Feb 20, 2007·38 cites·21 claims
- 0392US11079723B2Apparatus and methods for automatic time measurementsINTEGRATED DEVICE TECH·Filed 2018·Granted Aug 3, 2021·10 cites·20 claims
- 0491US9362928B1Low-spurious fractional N-frequency divider and method of useINTEGRATED DEVICE TECH·Filed 2015·Granted Jun 7, 2016·12 cites·20 claims
- 0589US8164367B1Spread spectrum clock generation technique for imaging applicationsBAL JAGDEEP·Filed 2009·Granted Apr 24, 2012·29 cites·20 claims
- 0688US9553602B1Methods and systems for analog-to-digital conversion (ADC) using an ultra small capacitor array with full range and sub-range modesINTEGRATED DEVICE TECH·Filed 2016·Granted Jan 24, 2017·9 cites·20 claims
- 0788US9369139B1Fractional reference-injection PLLINTEGRATED DEVICE TECH·Filed 2015·Granted Jun 14, 2016·9 cites·26 claims
- 0887US9553570B1Crystal-less jitter attenuatorINTEGRATED DEVICE TECH·Filed 2014·Granted Jan 24, 2017·7 cites·12 claims
- 0981US5764112AFully integrated voltage-controlled crystal oscillatorMICROCLOCK INC·Filed 1996·Granted Jun 9, 1998·36 cites·12 claims
- 1080US7084709B1Hybrid analog/digital phase lock loop frequency synthesizerLEONG COLIN WAI MUN·Filed 2004·Granted Aug 1, 2006·32 cites·28 claims
- 1180US5703540AVoltage-controlled crystal oscillator with extended rangeMICROCLOCK INC·Filed 1996·Granted Dec 30, 1997·55 cites·16 claims
- 1279US8854086B1Clock distribution systems for low power applicationsINTEGRATED DEVICE TECH·Filed 2013·Granted Oct 7, 2014·6 cites·20 claims
- 1377US10261539B2Separate clock synchronous architectureINTEGRATED DEVICE TECH·Filed 2017·Granted Apr 16, 2019·3 cites·20 claims
- 1470US9614508B1System and method for deskewing output clock signalsINTEGRATED DEVICE TECH·Filed 2015·Granted Apr 4, 2017·2 cites·20 claims
- 1565US9581973B1Dual mode clock using a common resonator and associated method of useINTEGRATED DEVICE TECH·Filed 2016·Granted Feb 28, 2017·1 cites·20 claims
- 1650US10687293B2Wirelessly synchronized clock networksINTEGRATED DEVICE TECH·Filed 2019·Granted Jun 16, 2020·0 cites·20 claims
- 1746US10264542B2Wirelessly synchronized clock networksINTEGRATED DEVICE TECH·Filed 2017·Granted Apr 16, 2019·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Jagdeep Bal files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →