Inventor · disambiguated record
James A. Coleman
Also filed as: COLEMAN JAMES · COLEMAN JAMES A · COLEMAN JAMES L JR
18 granted patents·8 pending applications·158 citations·filing 1975–2023
91Inventor score
Top patents by PatentIndex Score
26 records- 0184US9612901B2Memories utilizing hybrid error correcting code techniquesINTEL CORP·Filed 2012·Granted Apr 4, 2017·12 cites·28 claims
- 0277US10120809B2Method, apparatus, and system for allocating cache using traffic classINTEL CORP·Filed 2015·Granted Nov 6, 2018·5 cites·16 claims
- 0377US5138616AContinuous on-line link error rate detector utilizing the frame bit error rateUS ARMY·Filed 1990·Granted Aug 11, 1992·99 cites·1 claims
- 0474US10169269B2Architecture and method for managing interrupts in a virtualized environmentINTEL CORP·Filed 2016·Granted Jan 1, 2019·2 cites·32 claims
- 0569US10684963B2Fixed ethernet frame descriptorINTEL CORP·Filed 2018·Granted Jun 16, 2020·1 cites·21 claims
- 0665US9594703B2Architecture and method for managing interrupts in a virtualized environmentCOLEMAN JAMES A·Filed 2012·Granted Mar 14, 2017·2 cites·21 claims
- 0760US11237990B2Fixed ethernet frame descriptorINTEL CORP·Filed 2020·Granted Feb 1, 2022·0 cites·24 claims
- 0856US11589799B1Method and system for monitoring and providing beneficial visual and auditory stimulation for dementia patientsCOLEMAN JAMES A·Filed 2020·Granted Feb 28, 2023·0 cites·4 claims
- 0954US4714978APower supply for a.c. corotronsXEROX CORP·Filed 1986·Granted Dec 22, 1987·16 cites·6 claims
- 1053US11991054B2Jitter-less distributed function-as-a-service using flavor clusteringINTEL CORP·Filed 2020·Granted May 21, 2024·0 cites·20 claims
- 1153US11301309B2Apparatuses, methods, and systems for processor non-write-back capabilitiesINTEL CORP·Filed 2019·Granted Apr 12, 2022·0 cites·21 claims
- 1253US2025103397A1Quality of service support for input/output and other agentsINTEL CORP·Filed 2023·Application pending·0 cites
- 1350US12301697B2Heterogeneous clock management solutionINTEL CORP·Filed 2020·Granted May 13, 2025·0 cites·20 claims
- 1450US2006277077A1Method for writing an insurance policy entitled insured tenant leasingCOLEMAN JAMES L JR·Filed 2005·Application pending·0 cites
- 1549US2019102188A1Apparatus and method for non-serializing split locksINTEL CORP·Filed 2018·Application pending·0 cites
- 1647US9552313B2Delivering real time interrupts with an advanced programmable interrupt controllerCOLEMAN JAMES A·Filed 2011·Granted Jan 24, 2017·0 cites·20 claims
- 1745US11329925B2Technologies for low-latency network packet transmissionINTEL CORP·Filed 2018·Granted May 10, 2022·0 cites·21 claims
- 1845US10102000B2Apparatus and method for non-serializing split locksCOLEMAN JAMES A·Filed 2016·Granted Oct 16, 2018·0 cites·18 claims
- 1944US9229895B2Multi-core integrated circuit configurable to provide multiple logical domainsCOLEMAN JAMES A·Filed 2012·Granted Jan 5, 2016·0 cites·32 claims
- 2044US2016188529A1Guaranteed quality of service in system-on-a-chip uncore fabricINTEL CORP·Filed 2014·Application pending·0 cites
- 2143US2022309005A1Memory bandwidth control in a coreINTEL CORP·Filed 2021·Application pending·0 cites
- 2240US2013254491A1Controlling a processor cache using a real-time attributeCOLEMAN JAMES A·Filed 2011·Application pending·0 cites
- 2339US5586251AContinuous on-local area network monitorUS ARMY·Filed 1993·Granted Dec 17, 1996·18 cites·9 claims
- 2438US4010984AInternal hydraulic sealing for a vehicle locking deviceCOLEMAN JAMES A·Filed 1975·Granted Mar 8, 1977·3 cites·3 claims
- 2535US2016283272A1Shared resource access control method and apparatusINTEL CORP·Filed 2015·Application pending·0 cites
- 2629US2017286118A1Processors, methods, systems, and instructions to fetch data to indicated cache level with guaranteed completionINTEL CORP·Filed 2016·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when James A. Coleman files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →