Inventor · disambiguated record
Jack Dilullo
Also filed as: DILULLO JACK
5 granted patents·3 pending applications·23 citations·filing 2008–2023
71Inventor score
Technology areasG06F
Top patents by PatentIndex Score
8 records- 0190US9223916B2Timing analysis of asynchronous clock domain crossingsIBM·Filed 2014·Granted Dec 29, 2015·20 cites·20 claims
- 0268US10891412B1Offline analysis of hierarchical electronic design automation derived dataIBM·Filed 2020·Granted Jan 12, 2021·1 cites·20 claims
- 0354US8122410B2Specifying and validating untimed netsDILULLO JACK·Filed 2008·Granted Feb 21, 2012·2 cites·15 claims
- 0453US2025005244A1Timing constraint auto-creation for integrated circuit testingIBM·Filed 2023·Application pending·0 cites
- 0551US2024330551A1Timing analysis of a digital integrated circuit using intent based timing constraintsIBM·Filed 2023·Application pending·0 cites
- 0641US10318683B2Clock domain-independent abstractsIBM·Filed 2016·Granted Jun 11, 2019·0 cites·20 claims
- 0741US2019362043A1Dynamic update of macro timing models during higher-level timing analysisIBM·Filed 2018·Application pending·0 cites
- 0835US8185371B2Modeling full and half cycle clock variabilityBHANJI ADIL·Filed 2009·Granted May 22, 2012·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Jack Dilullo files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →