Inventor · disambiguated record
Jaeduk Han
Also filed as: HAN JAEDUK
12 granted patents·4 pending applications·7 citations·filing 2013–2024
82Inventor score
Files withSAMSUNG ELECTRONICS CO LTD4APPLE INC3IUCF HYU3UNIV HANYANG IND UNIV COOP FOUND3SK HYNIX INC1
Top patents by PatentIndex Score
16 records- 0180US10972107B2Serial data receiver with sampling clock skew compensationAPPLE INC·Filed 2019·Granted Apr 6, 2021·3 cites·20 claims
- 0272US10193540B1Low-power decision threshold control for high-speed signalingXILINX INC·Filed 2017·Granted Jan 29, 2019·2 cites·17 claims
- 0367US9101016B2LED illuminating apparatus having enhanced quantity of lightTLI INC·Filed 2013·Granted Aug 4, 2015·2 cites·10 claims
- 0461US11664809B2Serial data receiver with sampling clock skew compensationAPPLE INC·Filed 2021·Granted May 30, 2023·0 cites·20 claims
- 0560US11322935B2High speed ESP protection circuitAPPLE INC·Filed 2020·Granted May 3, 2022·0 cites·20 claims
- 0657US2025166359A1Non-parametric sensor noise modeling and synthesisSAMSUNG ELECTRONICS CO LTD·Filed 2024·Application pending·0 cites
- 0755US12074740B2Data inversion circuit to perform DBI-AC encoding using PAM 4 signalUNIV HANYANG IND UNIV COOP FOUND·Filed 2022·Granted Aug 27, 2024·0 cites·7 claims
- 0855US2024250642A1High speed amplifier circuitIUCF HYU·Filed 2024·Application pending·0 cites
- 0953US12170586B2Pulse-amplitude modulation transmitter and receiver and method of limiting transition level thereofIUCF HYU·Filed 2023·Granted Dec 17, 2024·0 cites·20 claims
- 1052US2025240191A1Equalizer and transmitter including the sameSAMSUNG ELECTRONICS CO LTD·Filed 2024·Application pending·0 cites
- 1151US12028061B2High speed 4:1 multiplexerUNIV HANYANG IND UNIV COOP FOUND·Filed 2022·Granted Jul 2, 2024·0 cites·13 claims
- 1250US12126473B2Data inversion circuit to perform DBI-DC encoding using PAM 4 signalUNIV HANYANG IND UNIV COOP FOUND·Filed 2022·Granted Oct 22, 2024·0 cites·2 claims
- 1349US2025007530A1Analog-to-digital converterIUCF HYU·Filed 2024·Application pending·0 cites
- 1448US12455997B2Method for generating a layout of an integrated circuitSK HYNIX INC·Filed 2022·Granted Oct 28, 2025·0 cites·12 claims
- 1548US12431901B2Semiconductor devices having parallel-to-serial converters thereinSAMSUNG ELECTRONICS CO LTD·Filed 2023·Granted Sep 30, 2025·0 cites·12 claims
- 1639US12119829B2Clock data recovery circuits and electronic systems that support data-based clock recoverySAMSUNG ELECTRONICS CO LTD·Filed 2023·Granted Oct 15, 2024·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Jaeduk Han files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →