Inventor · disambiguated record
Jay G. Harrington
Also filed as: HARRINGTON JAY · HARRINGTON JAY G
4 granted patents·154 citations·filing 2000–2000
78Inventor score
Files withIBM4
Top patents by PatentIndex Score
4 records- 0191US6504207B1Method to create EEPROM memory structures integrated with high performance logic and NVRAM, and operating conditions for the sameIBM·Filed 2000·Granted Jan 7, 2003·67 cites·10 claims
- 0289US6326275B1DRAM cell with vertical CMOS transistorIBM·Filed 2000·Granted Dec 4, 2001·47 cites·8 claims
- 0384US6297127B1Self-aligned deep trench isolation to shallow trench isolationIBM·Filed 2000·Granted Oct 2, 2001·40 cites·9 claims
- 0434US6410402B1Method of providing variant fills in semiconductor trenchesIBM·Filed 2000·Granted Jun 25, 2002·0 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Jay G. Harrington files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →