Inventor · disambiguated record
Jay Sherman Hidy
Also filed as: HIDY JAY · HIDY JAY S · HIDY JAY SHERMAN
3 granted patents·40 citations·filing 1996–2005
71Inventor score
Top patents by PatentIndex Score
3 records- 0173US7340705B1In-circuit device, system and method to parallelize design and verification of application-specific integrated circuits (“ASICs”) having embedded specialized function circuitsCHIPX INC·Filed 2005·Granted Mar 4, 2008·11 cites·27 claims
- 0242US5886900AProtection of proprietary circuit designs during gate level static timing analysisLSI LOGIC GORPORATION·Filed 1996·Granted Mar 23, 1999·22 cites·32 claims
- 0337US6083848ARemoving solder from integrated circuits for failure analysisLSI LOGIC CORP·Filed 1998·Granted Jul 4, 2000·7 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Jay Sherman Hidy files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →