Inventor · disambiguated record
Jaydeep P. Kulkarni
Also filed as: KULKARNI JAYDEEP · KULKARNI JAYDEEP P
49 granted patents·7 pending applications·194 citations·filing 2008–2025
98Inventor score
Top patents by PatentIndex Score
56 records- 0195US7672152B1Memory cell with built-in process variation tolerancePURDUE RESEARCH FOUNDATION·Filed 2008·Granted Mar 2, 2010·43 cites·8 claims
- 0294US11881435B2Catalyst influenced chemical etching for fabricating three-dimensional SRAM architecturesUNIV TEXAS·Filed 2022·Granted Jan 23, 2024·2 cites·5 claims
- 0394US9299395B2Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocksKULKARNI JAYDEEP P·Filed 2012·Granted Mar 29, 2016·18 cites·19 claims
- 0491US2025385135A1Nanoscale-aligned three-dimensional stacked integrated circuitUNIV TEXAS·Filed 2025·Application pending·0 cites
- 0591US2025385134A1Nanoscale-aligned three-dimensional stacked integrated circuitUNIV TEXAS·Filed 2025·Application pending·0 cites
- 0690US9589615B2Digitally trimmable integrated resistors including resistive memory elementsINTEL CORP·Filed 2015·Granted Mar 7, 2017·10 cites·23 claims
- 0789US11355397B2Catalyst influenced chemical etching for fabricating three-dimensional SRAM architecturesUNIV TEXAS·Filed 2020·Granted Jun 7, 2022·2 cites·13 claims
- 0888US9355694B2Assist circuit for memoryINTEL CORP·Filed 2014·Granted May 31, 2016·10 cites·21 claims
- 0987US9947388B2Reduced swing bit-line apparatus and methodINTEL CORP·Filed 2016·Granted Apr 17, 2018·9 cites·20 claims
- 1087US9153304B2Apparatus for reducing write minimum supply voltage for memoryKULKARNI JAYDEEP P·Filed 2012·Granted Oct 6, 2015·10 cites·33 claims
- 1186US9680472B2Voltage level shifter circuitINTEL CORP·Filed 2016·Granted Jun 13, 2017·5 cites·24 claims
- 1286US9230636B2Apparatus for dual purpose charge pumpMEINERZHAGEN PASCAL A·Filed 2013·Granted Jan 5, 2016·13 cites·19 claims
- 1385US9552854B1Register files including distributed capacitor circuit blocksINTEL CORP·Filed 2015·Granted Jan 24, 2017·9 cites·13 claims
- 1484US9767858B2Register files including distributed capacitor circuit blocksINTEL CORP·Filed 2017·Granted Sep 19, 2017·8 cites·20 claims
- 1583US2024429099A1Nanoscale-aligned three-dimensional stacked integrated circuitUNIV TEXAS·Filed 2024·Application pending·0 cites
- 1681US7952912B2Static random access memory cell and devices using samePURDUE RESEARCH FOUNDATION·Filed 2008·Granted May 31, 2011·12 cites·19 claims
- 1779US8901819B2Multi-supply sequential logic unitRAYCHOWDHURY ARIJIT·Filed 2011·Granted Dec 2, 2014·5 cites·25 claims
- 1878US8488390B2Circuits and methods for memoryKULKARNI JAYDEEP P·Filed 2011·Granted Jul 16, 2013·6 cites·20 claims
- 1977US12094775B2Nanoscale-aligned three-dimensional stacked integrated circuitUNIV TEXAS·Filed 2022·Granted Sep 17, 2024·0 cites·65 claims
- 2077US10122347B2Adaptive voltage system for aging guard-band reductionINTEL CORP·Filed 2017·Granted Nov 6, 2018·2 cites·18 claims
- 2176US9633716B2Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocksINTEL CORP·Filed 2016·Granted Apr 25, 2017·3 cites·22 claims
- 2276US9385722B2Voltage level shifter circuitINTEL CORP·Filed 2014·Granted Jul 5, 2016·3 cites·24 claims
- 2375US10666259B1Current steering level-shifterINTEL CORP·Filed 2018·Granted May 26, 2020·2 cites·20 claims
- 2474US12079557B2Nanofabrication and design techniques for 3D ICs and configurable ASICsUNIV TEXAS·Filed 2019·Granted Sep 3, 2024·1 cites·32 claims
- 2573US8467263B2Memory write operation methods and circuitsKULKARNI JAYDEEP P·Filed 2010·Granted Jun 18, 2013·5 cites·11 claims
- 2671US10243563B2Voltage level shifter monitor with tunable voltage level shifter replica circuitINTEL CORP·Filed 2016·Granted Mar 26, 2019·2 cites·13 claims
- 2771US10199080B2Low swing bitline for sensing arraysINTEL CORP·Filed 2017·Granted Feb 5, 2019·2 cites·16 claims
- 2869US10002654B2Capacitive wordline boostingINTEL CORP·Filed 2015·Granted Jun 19, 2018·3 cites·17 claims
- 2969US9627039B2Apparatus for reducing write minimum supply voltage for memoryINTEL CORP·Filed 2015·Granted Apr 18, 2017·2 cites·20 claims
- 3067US11079830B2Apparatus and method for reducing di/dtINTEL CORP·Filed 2016·Granted Aug 3, 2021·1 cites·26 claims
- 3163US11489526B2Current steering level-shifterINTEL CORP·Filed 2020·Granted Nov 1, 2022·0 cites·16 claims
- 3263US9665144B2Methods and systems for energy efficiency and energy conservation including entry and exit latency reduction for low power statesNASRULLAH JAWAD·Filed 2011·Granted May 30, 2017·2 cites·16 claims
- 3362US9755631B2Apparatus and method for reducing di/dt during power wake-upINTEL CORP·Filed 2015·Granted Sep 5, 2017·1 cites·20 claims
- 3460US10269419B2Aging aware dynamic keeper apparatus and associated methodINTEL CORP·Filed 2017·Granted Apr 23, 2019·1 cites·22 claims
- 3560US9772903B2Resilient register file circuit for dynamic variation tolerance and method of operating the sameINTEL CORP·Filed 2016·Granted Sep 26, 2017·1 cites·17 claims
- 3658US11600525B2Nanoscale-aligned three-dimensional stacked integrated circuitUNIV TEXAS·Filed 2018·Granted Mar 7, 2023·0 cites·29 claims
- 3756US9905278B2Memory device including encoded data line-multiplexerINTEL CORP·Filed 2015·Granted Feb 27, 2018·1 cites·16 claims
- 3854US10511224B2Bi-directional multi-mode charge pumpINTEL CORP·Filed 2018·Granted Dec 17, 2019·0 cites·12 claims
- 3952US10984855B2Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocksINTEL CORP·Filed 2019·Granted Apr 20, 2021·0 cites·23 claims
- 4052US9948179B2Apparatus for charge recovery during low power modeINTEL CORP·Filed 2013·Granted Apr 17, 2018·0 cites·25 claims
- 4152US9329918B2Resilient register file circuit for dynamic variation tolerance and method of operating the sameKULKARNI JAYDEEP P·Filed 2011·Granted May 3, 2016·0 cites·12 claims
- 4250US10217509B2Methods and systems to selectively boost an operating voltage of, and controls to an 8T bit-cell array and/or other logic blocksINTEL CORP·Filed 2017·Granted Feb 26, 2019·0 cites·19 claims
- 4349US10685688B2Low swing bitline for sensing arraysINTEL CORP·Filed 2018·Granted Jun 16, 2020·0 cites·23 claims
- 4449US10014767B2Bi-directional multi-mode charge pumpINTEL CORP·Filed 2016·Granted Jul 3, 2018·0 cites·8 claims
- 4548US10762877B2System, apparatus and method for reducing voltage swing on an interconnectINTEL CORP·Filed 2017·Granted Sep 1, 2020·0 cites·15 claims
- 4648US8719502B2Adaptive self-repairing cacheWILKERSON CHRISTOPHER B·Filed 2012·Granted May 6, 2014·0 cites·20 claims
- 4745US10347309B2Digitally trimmable integrated resistors including resistive memory elementsINTEL CORP·Filed 2017·Granted Jul 9, 2019·0 cites·24 claims
- 4844US9685208B2Assist circuit for memoryINTEL CORP·Filed 2016·Granted Jun 20, 2017·0 cites·21 claims
- 4944US9621163B2Current steering level shifterINTEL CORP·Filed 2014·Granted Apr 11, 2017·0 cites·13 claims
- 5043US10217495B2Memory device including encoded data line-multiplexerINTEL CORP·Filed 2018·Granted Feb 26, 2019·0 cites·21 claims
Showing the top 50 of 56 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Jaydeep P. Kulkarni files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →