Inventor · disambiguated record
Jay Leblanc
Also filed as: LEBLANC JAY
4 granted patents·429 citations·filing 1994–1995
84Inventor score
Technology areasG06F
Files withIBM4
Top patents by PatentIndex Score
4 records- 0188US5615350AApparatus to dynamically control the out-of-order execution of load-store instructions in a processor capable of dispatching, issuing and executing multiple instructions in a single processor cycleIBM·Filed 1995·Granted Mar 25, 1997·149 cites·4 claims
- 0283US5666506AApparatus to dynamically control the out-of-order execution of load/store instructions in a processor capable of dispatchng, issuing and executing multiple instructions in a single processor cycleIBM·Filed 1995·Granted Sep 9, 1997·106 cites·1 claims
- 0380US5884061AApparatus to perform source operand dependency analysis perform register renaming and provide rapid pipeline recovery for a microprocessor capable of issuing and executing multiple instructions out-of-order in a single processor cycleIBM·Filed 1995·Granted Mar 16, 1999·97 cites·4 claims
- 0478US5625789AApparatus for source operand dependendency analyses register renaming and rapid pipeline recovery in a microprocessor that issues and executes multiple instructions out-of-order in a single cycleIBM·Filed 1994·Granted Apr 29, 1997·77 cites·5 claims
Join the waitlist — get patent alerts
Get an alert when Jay Leblanc files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →