Inventor · disambiguated record

Jay D. Lessert

Also filed as: LESSERT JAY D

2 granted patents·99 citations·filing 1988–1990

68Inventor score

Technology areasG06F

Files withBIPOLAR INTEGRATED TECHNOLOGY2

Top patents by PatentIndex Score

2 records

0174US4972362AMethod and apparatus for implementing binary multiplication using booth type multiplicationBIPOLAR INTEGRATED TECHNOLOGY·Filed 1988·Granted Nov 20, 1990·51 cites·28 claims
0265US5153848AFloating point processor with internal free-running clockBIPOLAR INTEGRATED TECHNOLOGY·Filed 1990·Granted Oct 6, 1992·48 cites·25 claims

Join the waitlist — get patent alerts

Get an alert when Jay D. Lessert files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →