Inventor · disambiguated record
James Anthony Marcella
Also filed as: MARCELLA JAMES A · MARCELLA JAMES ANTHONY
30 granted patents·3 pending applications·1,253 citations·filing 1996–2015
97Inventor score
Top patents by PatentIndex Score
33 records- 0196US9971713B2Multi-petascale highly efficient parallel supercomputerGLOBALFOUNDRIES INC·Filed 2015·Granted May 15, 2018·30 cites·14 claims
- 0296US9081501B2Multi-petascale highly efficient parallel supercomputerASAAD SAMEH·Filed 2011·Granted Jul 14, 2015·115 cites·41 claims
- 0395US6247100B1Method and system for transmitting address commands in a multiprocessor systemIBM·Filed 2000·Granted Jun 12, 2001·120 cites·8 claims
- 0494US6526469B1Bus architecture employing varying width uni-directional command busIBM·Filed 1999·Granted Feb 25, 2003·198 cites·10 claims
- 0592US6940760B2Data strobe gating for source synchronous communications interfaceIBM·Filed 2003·Granted Sep 6, 2005·58 cites·15 claims
- 0691US6760856B1Programmable compensated delay for DDR SDRAM interface using programmable delay loop for reference calibrationIBM·Filed 2000·Granted Jul 6, 2004·70 cites·16 claims
- 0790US6557069B1Processor-memory bus architecture for supporting multiple processorsIBM·Filed 1999·Granted Apr 29, 2003·169 cites·15 claims
- 0890US6513091B1Data routing using status-response signalsIBM·Filed 1999·Granted Jan 28, 2003·167 cites·18 claims
- 0988US8010875B2Error correcting code with chip kill capability and power saving enhancementIBM·Filed 2007·Granted Aug 30, 2011·19 cites·35 claims
- 1088US7254663B2Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modesIBM·Filed 2004·Granted Aug 7, 2007·46 cites·11 claims
- 1182US7234017B2Computer system architecture for a processor connected to a high speed bus transceiverIBM·Filed 2005·Granted Jun 19, 2007·14 cites·32 claims
- 1277US7873773B2Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modesIBM·Filed 2007·Granted Jan 18, 2011·7 cites·21 claims
- 1377US6671211B2Data strobe gating for source synchronous communications interfaceIBM·Filed 2001·Granted Dec 30, 2003·20 cites·20 claims
- 1476US6895482B1Reordering and flushing commands in a computer memory subsystemIBM·Filed 1999·Granted May 17, 2005·79 cites·8 claims
- 1575US7010654B2Methods and systems for re-ordering commands to access memoryIBM·Filed 2003·Granted Mar 7, 2006·20 cites·21 claims
- 1672US6505306B1Redundant bit steering mechanism with delayed switchover of fetch operations during redundant device initializationIBM·Filed 1999·Granted Jan 7, 2003·31 cites·21 claims
- 1767US8108738B2Data eye monitor method and apparatusGARA ALAN G·Filed 2007·Granted Jan 31, 2012·4 cites·22 claims
- 1864US6628662B1Method and system for multilevel arbitration in a non-blocking crossbar switchIBM·Filed 1999·Granted Sep 30, 2003·52 cites·10 claims
- 1959US7802158B2Diagnostic interface architecture for memory deviceIBM·Filed 2009·Granted Sep 21, 2010·3 cites·20 claims
- 2054US8904147B2Method for generating a delta for compressed dataABALI BULENT·Filed 2012·Granted Dec 2, 2014·1 cites·11 claims
- 2153USRE44342EBus architecture employing varying width uni-directional command busDREHMEL ROBERT ALLEN·Filed 2005·Granted Jul 2, 2013·2 cites·59 claims
- 2253US7526692B2Diagnostic interface architecture for memory deviceIBM·Filed 2004·Granted Apr 28, 2009·6 cites·10 claims
- 2352US8909897B2Method for generating a delta for compressed dataIBM·Filed 2012·Granted Dec 9, 2014·0 cites·9 claims
- 2450US6963516B2Dynamic optimization of latency and bandwidth on DRAM interfacesIBM·Filed 2002·Granted Nov 8, 2005·6 cites·22 claims
- 2549US8954684B2Translation table and method for compressed dataLENOVO ENTPR SOLUTIONS SINGAPORE PTE LTD·Filed 2012·Granted Feb 10, 2015·0 cites·8 claims
- 2649US6188627B1Method and system for improving DRAM subsystem performance using burst refresh controlIBM·Filed 1999·Granted Feb 13, 2001·11 cites·17 claims
- 2748US8954683B2Translation table and method for compressed dataABALI BULENT·Filed 2012·Granted Feb 10, 2015·0 cites·11 claims
- 2844US2013166849A1Physically Remote Shared Computer MemoryBEUKEMA BRUCE L·Filed 2012·Application pending·0 cites
- 2943US2013166672A1Physically Remote Shared Computer MemoryBEUKEMA BRUCE L·Filed 2011·Application pending·0 cites
- 3042US2014047175A1Implementing efficient cache tag lookup in very large cache systemsABALI BULENT·Filed 2012·Application pending·0 cites
- 3130US6523080B1Shared bus non-sequential data ordering method and apparatusIBM·Filed 1998·Granted Feb 18, 2003·2 cites·6 claims
- 3230US6185646B1Method and apparatus for transferring data on a synchronous multi-dropIBM·Filed 1997·Granted Feb 6, 2001·2 cites·10 claims
- 3329US5748919AShared bus non-sequential data ordering method and apparatusIBM·Filed 1996·Granted May 5, 1998·1 cites·3 claims
Join the waitlist — get patent alerts
Get an alert when James Anthony Marcella files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →