Inventor · disambiguated record
Jayasree Sankaranarayanan
Also filed as: SANKARANARAYANAN JAYASREE
6 granted patents·5 pending applications·10 citations·filing 2014–2023
74Inventor score
Top patents by PatentIndex Score
11 records- 0188US9652686B2Optimized fast feature detection for vector processorsTEXAS INSTRUMENTS INC·Filed 2016·Granted May 16, 2017·10 cites·11 claims
- 0277US12056491B2Method for performing random read access to a block of data using parallel lut read instruction in vector processorsTEXAS INSTRUMENTS INC·Filed 2023·Granted Aug 6, 2024·0 cites·20 claims
- 0369US11669330B2Method for performing random read access to a block of data using parallel LUT read instruction in vector processorsTEXAS INSTRUMENTS INC·Filed 2021·Granted Jun 6, 2023·0 cites·20 claims
- 0464US10996955B2Method for performing random read access to a block of data using parallel LUT read instruction in vector processorsTEXAS INSTRUMENTS INC·Filed 2019·Granted May 4, 2021·0 cites·20 claims
- 0560US10395381B2Method to compute sliding window block sum using instruction based selective horizontal addition in vector processorTEXAS INSTRUMENTS INC·Filed 2019·Granted Aug 27, 2019·0 cites·20 claims
- 0660US10331347B2Method for performing random read access to a block of data using parallel LUT read instruction in vector processorsTEXAS INSTRUMENTS INC·Filed 2018·Granted Jun 25, 2019·0 cites·15 claims
- 0758US2020058133A1Method to compute sliding window block sum using instruction based selective horizontal addition in vector processorTEXAS INSTRUMENTS INC·Filed 2019·Application pending·0 cites
- 0853US2016124651A1Method for performing random read access to a block of data using parallel lut read instruction in vector processorsTEXAS INSTRUMENTS INC·Filed 2015·Application pending·0 cites
- 0948US2016125263A1Method to compute sliding window block sum using instruction based selective horizontal addition in vector processorTEXAS INSTRUMENTS INC·Filed 2015·Application pending·0 cites
- 1048US2016125257A1Optimized Fast Feature Detection for Vector ProcessorsTEXAS INSTRUMENTS INC·Filed 2014·Application pending·0 cites
- 1145US2025173146A1Technique for handling data elements stored in an array storageADVANCED RISC MACH LTD·Filed 2023·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Jayasree Sankaranarayanan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →