Inventor · disambiguated record
John S. Bialas, Jr.
Also filed as: BIALAS JR JOHN S · BIALAS JR JOHN STANLEY
17 granted patents·340 citations·filing 1983–2018
94Inventor score
Top patents by PatentIndex Score
17 records- 0198US9558850B1Efficient calibration of a data eye for memory devicesIBM·Filed 2015·Granted Jan 31, 2017·48 cites·19 claims
- 0295US9620184B1Efficient calibration of memory devicesIBM·Filed 2015·Granted Apr 11, 2017·18 cites·19 claims
- 0393US5568380AShadow register file for instruction rollbackIBM·Filed 1993·Granted Oct 22, 1996·126 cites·7 claims
- 0485US9627030B1Efficient calibration of a data eye for memory devicesIBM·Filed 2016·Granted Apr 18, 2017·5 cites·1 claims
- 0582US5525923ASingle event upset immune register with fast write accessLORAL FEDERAL SYSTEMS COMPANY·Filed 1995·Granted Jun 11, 1996·55 cites·4 claims
- 0679US9691453B1Efficient calibration of memory devicesIBM·Filed 2016·Granted Jun 27, 2017·4 cites·20 claims
- 0776US7240263B2Apparatus for performing stuck fault testings within an integrated circuitIBM·Filed 2005·Granted Jul 3, 2007·9 cites·6 claims
- 0875US6097215ALow power voltage translation circuitIBM·Filed 1998·Granted Aug 1, 2000·32 cites·29 claims
- 0973US10134455B2Efficient calibration of a data eye for memory devicesIBM·Filed 2017·Granted Nov 20, 2018·2 cites·13 claims
- 1072US9899067B2Efficient calibration of a data eye for memory devicesIBM·Filed 2017·Granted Feb 20, 2018·2 cites·13 claims
- 1170US4591738ACharge pumping circuitIBM·Filed 1983·Granted May 27, 1986·24 cites·4 claims
- 1269US10580476B2Simulating a single data rate (SDR) mode on a dual data rate (DDR) memory controller for calibrating DDR memory coarse alignmentIBM·Filed 2018·Granted Mar 3, 2020·3 cites·20 claims
- 1349US4547682APrecision regulation, frequency modulated substrate voltage generatorIBM·Filed 1983·Granted Oct 15, 1985·10 cites·3 claims
- 1447US10289578B2Per-DRAM and per-buffer addressability shadow registers and write-back functionalityIBM·Filed 2015·Granted May 14, 2019·0 cites·20 claims
- 1542US10126968B2Efficient configuration of memory componentsIBM·Filed 2015·Granted Nov 13, 2018·0 cites·17 claims
- 1640US9940417B2Simulating reference voltage response in digital simulation environmentsIBM·Filed 2016·Granted Apr 10, 2018·0 cites·20 claims
- 1733US4621345ASoft error protection circuit for a storage cellIBM·Filed 1984·Granted Nov 4, 1986·2 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when John S. Bialas, Jr. files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →